The complexity analysis of fault simulation algorithm for digital circuits

被引：0
|
作者：
Gong, YB
机构：
来源：
1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS | 1996年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Based on the experimential results, this paper analyses the computational complexity of every fault simulation algorithm.
引用
收藏
页码：372 / 375
页数：4
相关论文
共 50 条
  • [21] Pipeline optimization for asynchronous circuits: Complexity analysis and an efficient optimal algorithm
    Kim, S
    Beerel, PA
    ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 296 - 302
  • [22] Pipeline optimization for asynchronous circuits: Complexity analysis and an efficient optimal algorithm
    Kim, S
    Beerel, PA
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, 25 (03) : 389 - 402
  • [23] Discrete Event System approach for delay fault analysis in digital circuits
    Westerman, G
    Kumar, R
    Stroud, C
    Heath, JR
    PROCEEDINGS OF THE 1998 AMERICAN CONTROL CONFERENCE, VOLS 1-6, 1998, : 239 - 243
  • [24] EXPERIMENTAL PATTERN MINIMIZATION ALGORITHM FOR FAULT-DETECTION IN DIGITAL INTEGRATED-CIRCUITS
    CONTE, M
    MAGGI, G
    SUAREZ, R
    CANAS, M
    ACTA CIENTIFICA VENEZOLANA, 1977, 28 : 100 - 100
  • [25] Dynamic analysis of digital circuits with multi-valued simulation
    Ubar, R
    MICROELECTRONICS JOURNAL, 1998, 29 (11) : 821 - 826
  • [26] The Use of Petri Nets as the Basis of Algorithm for Gate Level Digital Circuits Simulation
    Lapin, A. V.
    Bulakh, D. A.
    Korshunov, A. V.
    Kazennov, G. G.
    PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
  • [27] Combinational Fault Simulation in Sequential Circuits
    Ubar, Raimund
    Kousaar, Jaak
    Gorev, Maksim
    Devadze, Sergei
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2876 - 2879
  • [28] Delay fault simulation of sequential circuits
    Hirabayashi, Kanji
    Journal of Electronic Testing: Theory and Applications (JETTA), 1993, 4 (02): : 131 - 136
  • [29] FAULT SIMULATION OF LINEAR ANALOG CIRCUITS
    NAGI, N
    CHATTERJEE, A
    ABRAHAM, JA
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1993, 4 (03) : 245 - 260
  • [30] FAULT SIMULATION IN CMOS VLSI CIRCUITS
    ZAGHLOUL, ME
    GOBOVIC, D
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (04): : 203 - 212
12345