The complexity analysis of fault simulation algorithm for digital circuits

被引：0
|
作者：
Gong, YB
机构：
来源：
1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS | 1996年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Based on the experimential results, this paper analyses the computational complexity of every fault simulation algorithm.
引用
收藏
页码：372 / 375
页数：4
相关论文
共 50 条
  • [1] Fault Collapsing with Linear Complexity in Digital Circuits
    Ubar, R.
    Mironov, D.
    Raik, J.
    Jutman, A.
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 653 - 656
  • [2] RECONVERGENT FANOUT ANALYSIS AND FAULT SIMULATION COMPLEXITY OF COMBINATIONAL-CIRCUITS
    MAAMARI, F
    RAJSKI, J
    ELECTRONICS LETTERS, 1987, 23 (21) : 1131 - 1133
  • [3] Double Phase Fault Collapsing with Linear Complexity in Digital Circuits
    Ubar, Raimund
    Jurimagi, Lembit
    Orasson, Elmet
    Josifovska, Galina
    Oyeniran, Stephen Adeboye
    2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 700 - 705
  • [4] Scalable Algorithm for Structural Fault Collapsing in Digital Circuits
    Ubar, Raimund
    Jurimagi, Lembit
    Orasson, Elmet
    Raik, Jaan
    2015 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2015, : 171 - 176
  • [5] Collaborative Distributed Fault Simulation for Digital Electronic Circuits
    Ivask, Eero
    Devadze, Sergei
    Ubar, Raimund
    INTELLIGENT DISTRIBUTED COMPUTING IV, 2010, 315 : 67 - 76
  • [6] Fault simulation of interconnect opens in digital CMOS circuits
    Konuk, H
    1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 548 - 554
  • [7] AN EFFICIENT DC FAULT SIMULATION ALGORITHM FOR NONLINEAR CIRCUITS
    林华
    凌燮亭
    潘明德
    Journal of Electronics(China), 1986, (02) : 90 - 97
  • [8] Hierarchical defect-oriented fault simulation for digital circuits
    Blyzniuk, M
    Cibaková, T
    Gramatová, E
    Kuzmicz, W
    Lobur, M
    Pleskacz, W
    Raik, J
    Ubar, R
    IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2000, : 69 - 74
  • [9] A modular reconfigurable architecture for efficient fault simulation in digital circuits
    Augusto, JS
    Almeida, CB
    Neto, HCC
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 818 - 827
  • [10] Backtraced deductive-parallel fault simulation for digital circuits
    Hahanov, V
    Sysenko, I
    Kolesnikov, K
    EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2003, : 382 - 387
12345