Development of a novel deep silicon tapered via etch process for through-silicon interconnection in 3-D integrated systems

被引：14

作者：

Nagarajan, Ranganathan ^{[1
]}

Ebin, Liao ^{[1
]}

Dayong, Lee ^{[2
]}

Seng, Soh Chee ^{[2
]}

Prasad, Krishnamachar ^{[2
]}

Balasubramanian, N. ^{[1
]}

机构：

[1] Inst Microelect, 11 Sci Pk Rd,Singapore Sci Pk 2, Singapore 117685, Singapore

[2] Nanyang Technol Univ, Sch Elect & Elect Engn, Div Microelect, Singapore 639798, Singapore

来源：

56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS | 2006年

关键词：

D O I：

10.1109/ECTC.2006.1645674

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

A novel dual etch process technology has been demonstrated which provides an opportunity to precisely and independently control the etch throughput and required via slope that is required to achieve conformal deposition of dielectric, copper diffusion barrier and copper seed metallization. It is further shown how a void-free copper via plating has been achieved for implementation into 3-D integrated systems.

引用

页码：383 / +

页数：2

共 50 条

[41] A 3-D Rotation-Based Through-Silicon via Redundancy Architecture for Clustering Faults
Cheong, Minho
Lee, Ingeol
Kang, Sungho
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (09) : 1925 - 1934
[42] Investigation of Integrated Passive Device with Through-Silicon Via
Liu, Kai
Frye, Robert
Hlaing, MaPhooPwint
Lee, YongTaek
Kim, HyunTai
Kim, Gwang
Ahn, Billy
2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1833 - 1839
[43] Resistive Programmable Through-Silicon Vias for Reconfigurable 3-D Fabrics
Sacchetto, Davide
Zervas, Michael
Temiz, Yuksel
De Micheli, Giovanni
Leblebici, Yusuf
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2012, 11 (01) : 8 - 11
[44] Through-silicon via stress characteristics and reliability impact on 3D integrated circuits
Tengfei Jiang
Jay Im
Rui Huang
Paul S. Ho
MRS Bulletin, 2015, 40 : 248 - 256
[45] Through-silicon via stress characteristics and reliability impact on 3D integrated circuits
Jiang, Tengfei
Im, Jay
Huang, Rui
Ho, Paul S.
MRS BULLETIN, 2015, 40 (03) : 248 - 256
[46] Interface-related Reliability Challenges in 3-D Interconnect Systems with Through-Silicon Vias
Dutta, I.
Kumar, P.
Bakir, M. S.
JOM, 2011, 63 (10) : 70 - 77
[47] Interface-related reliability challenges in 3-D interconnect systems with through-silicon vias
I. Dutta
P. Kumar
M. S. Bakir
JOM, 2011, 63 : 70 - 77
[48] On the applicability of two-bit carbon nanotube through-silicon via for power distribution networks in 3-D integrated circuits
Hu, Qing-Hao
Zhao, Wen-Sheng
Fu, Kai
Wang, Da-Wei
Wang, Gaofeng
IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (01) : 20 - 26
[49] Modeling and Characterization of Polymer-embedded Through-Silicon Vias (TSVs) in 3-D Integrated Circuits
Qu, Chenbing
Zhu, Zhangming
Yang, Yintang
Ding, Ruixue
Liu, Xiaoxian
Lu, Qijun
Yin, Xiangkun
2017 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM (EDAPS), 2017,
[50] Through Silicon Via to FinFET noise coupling in 3-D integrated circuits
Abadi, A. Rouhi Najaf
Guo, W.
Sun, X.
Ben Ali, K.
Raskin, J. P.
Rack, M.
Neve, C. Roda
Choi, M.
Moroz, V.
Van der Plas, G.
De Wolf, I.
Beyne, E.
Absil, P.
2015 INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2015,

← 1 2 3 4 5 →