Thermal management for stacked 3D microelectronic packages

被引:4
|
作者
Popova, N [1 ]
Schaeffer, C [1 ]
Sarno, C [1 ]
Parbaud, S [1 ]
Kapelski, G [1 ]
机构
[1] Ecole Natl Super Electrochim & Electrome Grenoble, Lab Electrotech Grenoble, CNRS, UMR 5529,INPG, F-38402 St Martin Dheres, France
关键词
D O I
10.1109/PESC.2005.1581869
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
The 3D packaging allow to create compact, lightweight and multifunctional electronic packages. They are obtained by stacking of electronic substrates and ensure better performances of all the system. The main constraint generated by these developments is the thermal management of the entire module. According to applications, specific thermal constraints appear and require the implementation of adapted cooling techniques. The objective of this work is to design and develop a 3D electronic module with the high heat dissipative capacities (50 W). With this intention, a thermal study of the 3D system was led in order to optimize the thermal transfer in the module. Interlayer thermal interactions affect significantly the response of the stacked 3D module. An option of cooling of the module is proposed in order to evacuate the required power. Micro heat pipes were retained to evacuate the required power. The potential applications are envisioned in avionics, space and radar sectors.
引用
收藏
页码:1761 / 1766
页数:6
相关论文
共 50 条
  • [1] Thermal qualification of 3D stacked die packages
    Rencz, M
    Farkas, G
    Székely, V
    Poppe, A
    Courtois, B
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 30 - 35
  • [2] COMPACT THERMAL MODELING METHODOLOGY FOR ACTIVE AND THERMAL BUMPS IN 3D MICROELECTRONIC PACKAGES
    Choudhury, Arnab
    Kothari, Shrenik
    Mahanta, Nayandeep
    Dhavaleswarapu, Hemanth
    Chang, Je-Young
    INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2015, VOL 1, 2015,
  • [3] Thermal Management of Packages with 3D Die Stacking
    Chiu, Chia-Pin
    Chang, Je-Young
    Saha, Sanjoy
    2012 7TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2012,
  • [4] THE NUMERICAL STUDY FOR THE THERMAL CHARACTERISTICS OF 3D VERTICAL STACKED DIE PACKAGES
    Yu, Chin-Kuang
    Hsieh, Ming-Che
    Liu, Chun-Kai
    Dai, Ming-Ji
    Tain, Ra-Min
    IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 2, 2010, : 507 - 512
  • [5] 3D stacked packages with bumpless interconnect technology
    Lin, CWC
    Chiang, SCL
    Yang, TKA
    IEEE/CPMT/SEMI(R) 28TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2003, : 231 - 235
  • [6] Micro heat pipes for stacked 3D microelectronic modules
    Khandekar, S
    Groll, M
    Luckchoura, V
    Findl, W
    Zhuang, J
    ADVANCES IN ELECTRONIC PACKAGING 2003, VOL 2, 2003, : 245 - 251
  • [7] A Review of Failure Analysis Methods for Advanced 3D Microelectronic Packages
    Li, Yan
    Srinath, Purushotham Kaushik Muthur
    Goyal, Deepak
    JOURNAL OF ELECTRONIC MATERIALS, 2016, 45 (01) : 116 - 124
  • [8] A Review of Failure Analysis Methods for Advanced 3D Microelectronic Packages
    Yan Li
    Purushotham Kaushik Muthur Srinath
    Deepak Goyal
    Journal of Electronic Materials, 2016, 45 : 116 - 124
  • [9] The efficient placement design for 3D Stacked Dies Packages
    Yuan, Zhi-Lung
    Huang, Mong-Na Lo
    Huang, Yu-Jung
    2020 15TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT 2020), 2020, : 262 - 265
  • [10] Thermal for 3D stacked modules✩
    Chen, Yanning
    Zhao, Dongyan
    Liu, Fang
    Gao, Jie
    Zhu, Hui
    MICROELECTRONICS JOURNAL, 2023, 139