共 50 条
- [1] Thermal qualification of 3D stacked die packages 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 30 - 35
- [2] COMPACT THERMAL MODELING METHODOLOGY FOR ACTIVE AND THERMAL BUMPS IN 3D MICROELECTRONIC PACKAGES INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2015, VOL 1, 2015,
- [3] Thermal Management of Packages with 3D Die Stacking 2012 7TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2012,
- [4] THE NUMERICAL STUDY FOR THE THERMAL CHARACTERISTICS OF 3D VERTICAL STACKED DIE PACKAGES IPACK 2009: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2009, VOL 2, 2010, : 507 - 512
- [5] 3D stacked packages with bumpless interconnect technology IEEE/CPMT/SEMI(R) 28TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2003, : 231 - 235
- [6] Micro heat pipes for stacked 3D microelectronic modules ADVANCES IN ELECTRONIC PACKAGING 2003, VOL 2, 2003, : 245 - 251
- [8] A Review of Failure Analysis Methods for Advanced 3D Microelectronic Packages Journal of Electronic Materials, 2016, 45 : 116 - 124
- [9] The efficient placement design for 3D Stacked Dies Packages 2020 15TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT 2020), 2020, : 262 - 265