Response to comments to "A distributive-transconductance model for border traps in IIIAV/High-k MOS capacitors"

被引：0
|
作者：
Zhang, Chen [1 ]
Xu, Min [1 ]
Ye, Peide D. [2 ]
Li, Xiuling [1 ]
机构：
[1] Univ Illinois, Elect & Comp Engn Dept, Urbana, IL 61822 USA
[2] Purdue Univ, Dept Elect & Comp Engn, W Lafayette, IN 47907 USA
来源：
IEEE ELECTRON DEVICE LETTERS | 2013年 / 34卷 / 11期
关键词：
Transconductance; Electron traps; Semiconductor device modeling; High K dielectric materials; MOS capacitors; Numerical models; Capacitance;
D O I：
10.1109/LED.2013.2282234
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1441 / 1441
页数：1
相关论文
共 50 条
  • [1] Comments to "A Distributive-Transconductance Model for Border Traps in III-V/High-k MOS Capacitors"
    Taur, Yuan
    Chen, Han-Ping
    Yuan, Yu
    Yu, Bo
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (10) : 1343 - 1344
  • [2] A Distributive-Transconductance Model for Border Traps in III-V/High-k MOS Capacitors
    Zhang, Chen
    Xu, Min
    Ye, Peide D.
    Li, Xiuling
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (06) : 735 - 737
  • [3] Comments to A Distributive-Transconductance Model for Border Traps in III-V/High-[GRAPHICS] MOS Capacitors
    Taur, Yuan
    Chen, Han-Ping
    Yuan, Yu
    Yu, Bo
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (11) : 1439 - 1440
  • [4] Frequency and Area Dependence of High-K/Ge MOS Capacitors
    Mitevski, I.
    Misra, D.
    Bhuyian, M. N.
    Ding, Y.
    SELECTED PROCEEDINGS FROM THE 231ST ECS MEETING, 2017, 77 (11): : 1977 - 1984
  • [5] MOS capacitors with metal gate/high-k dielectrics on GaAs bulk substrate
    V. Budhraja
    X. Wang
    D. Misra
    Journal of Materials Science: Materials in Electronics, 2010, 21 : 1322 - 1326
  • [6] MOS capacitors with metal gate/high-k dielectrics on GaAs bulk substrate
    Budhraja, V.
    Wang, X.
    Misra, D.
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2010, 21 (12) : 1322 - 1326
  • [7] The Effects of Fluorine Incorporation on the Properties of Ge MOS Capacitors with High-k Dielectric
    Li Chunxia
    Zhu Jianhua
    2016 INTERNATIONAL CONFERENCE ON MATERIAL, ENERGY AND ENVIRONMENT ENGINEERING (ICM3E 2016), 2016, : 545 - 550
  • [8] An Analytical Model of MOS Admittance for Border Trap Density Extraction in High-k Dielectrics of III-V MOS Devices
    Vais, Abhitosh
    Martens, Koen
    Lin, Dennis
    Mocuta, Anda
    Collaert, Nadine
    Thean, Aaron
    DeMeyer, Kristin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (12) : 4707 - 4713
  • [9] Investigation of top gate electrode options for high-k gate dielectric MOS capacitors
    Moschou, D. C.
    Verrelli, E.
    Kouvatsos, D. N.
    Normand, P.
    Tsoukalas, D.
    Speliotis, A.
    Bayiati, P.
    Niarchos, D.
    PHYSICA STATUS SOLIDI C - CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 5, NO 12 2008, 2008, 5 (12): : 3626 - +
  • [10] Interface studies on high-k/GaAs MOS capacitors by deep level transient spectroscopy
    Kundu, Souvik
    Anitha, Yelagam
    Chakraborty, Supratic
    Banerji, Pallab
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2012, 30 (05):
12345