High etching selectivity of spin-on-carbon hard mask process for 22nm node and beyond

被引:4
|
作者
Iwao, Fumiko [1 ]
Shimura, Satoru [1 ]
Kyouda, Hideharu [1 ]
Oyama, Kenichi [2 ]
Yamauchi, Shohei [2 ]
Hara, Arisa [2 ]
Natori, Sakurako [2 ]
Yaegashi, Hidetami [3 ]
机构
[1] Tokyo Electron Kyushu Ltd, 650 Mitsuzawa,Hosaka Cho, Nirasaki City, Yamanashi 4070192, Japan
[2] Tokyo Electron Ltd, Nirasaki City, Yamanashi 4070192, Japan
[3] Tokyo Electron Ltd, Minato Ku, Tokyo 1076325, Japan
关键词
22nm node; 193nm immersion lithography; EUV lithography; Multi-layer process; Spin-on-carbon(SOC);
D O I
10.1117/12.916326
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
As part of the trend toward finer semiconductor design rules, the resist film thickness is getting thinner, and the etching technology that uses resist masking is getting more difficult. To solve such a problem in recent years, the film structure used in the resist process also is changing from the single-layer process (BARC and resist stacked film) to the multi-layer process (Carbon hard-mask, middle layer and resist stacked film) The carbon hard-mask of multi-layer process can be divided into two kinds, which are the CVD-carbon (CVD-C) that uses the chemical vapor deposition method and Spin-on-carbon (SOC) that uses the spin-coating method. CVD-C is very attractive for ensuring the high etching selection ratio, but still has major challenges in particle reduction, lower planarization of substrate and high process cost. On the other hand, SOC is very attractive for low cost process, high level of planarization of substrate and no particles. Against this background, we verify the development of the SOC that had the high etch selection ratio by improving etching condition, material and SOC cure condition. Moreover, we can fabricate below 30nm SiO2 patterning and the possibility of development with extreme ultraviolet lithography (EUVL) was suggested. This paper reports on the results of a comprehensive process evaluation of a SOC based multi-layer technology using lithography clusters, etching tools.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] High aspect ratio etching using a fullerene derivative spin-on-carbon hardmask
    Frommhold, A.
    Manyam, J.
    Palmer, R. E.
    Robinson, A. P. G.
    ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING, 2012, 8328
  • [22] Negative Tone Imaging (NTI) at the 22nm Node: Process and Material Development
    Cantone, Jason
    Petrillo, Karen
    Xu, Yongan
    Landie, Guillaume
    Kawakami, Shinichiro
    Dunn, Shannon
    Colburn, Matt
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVIII, 2011, 7972
  • [23] Dual Channel FinFETs as a Single High-k/Metal Gate Solution Beyond 22nm Node
    Smith, C. E.
    Adhikari, H.
    Lee, S-H.
    Coss, B.
    Parthasarathy, S.
    Young, C.
    Sassman, B.
    Cruz, M.
    Hobbs, C.
    Majhi, P.
    Kirsch, P. D.
    Jammy, R.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 284 - +
  • [24] The Important Challenge to Extend Spacer DP process towards 22nm and beyond
    Oyama, Kenichi
    NIsimura, Eiichi
    Kushibiki, Masato
    Hasebe, Kazuhide
    Nakajima, Shigeru
    Murakami, Hiroki
    Hara, Arisa
    Yamauchi, Shoichi
    Natori, Sakurako
    Yabe, Kazuo
    Yamaji, Tomohito
    Nakatsuji, Ryota
    Yaegashi, Hidetami
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXVII, PTS 1 AND 2, 2010, 7639
  • [25] Development and Characterization of a Thinner Binary Mask Absorber for 22 nm node and Beyond
    Faure, Tom
    Badger, Karen
    Kindt, Louis
    Kodera, Yutaka
    Komizo, Toru
    Kondo, Shinpei
    Mizoguchi, Takashi
    Nemoto, Satoru
    Seki, Kazunori
    Senna, Tasuku
    Wistrom, Richard
    Zweber, Amy
    Nishikawa, Kazuhiro
    Inazuki, Yukio
    Yoshikawa, Hiroki
    PHOTOMASK TECHNOLOGY 2010, 2010, 7823
  • [26] Strain additivity in III-V channels for CMOSFETs beyond 22nm technology node
    Suthram, S.
    Sun, Y.
    Majhi, P.
    Ok, I.
    Kim, H.
    Harris, H. R.
    Goel, N.
    Parthasarathy, S.
    Koehler, A.
    Acosta, T.
    Nishida, T.
    Tseng, H. -H.
    Tsai, W.
    Lee, J.
    Jammy, R.
    Thompson, S. E.
    2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 143 - +
  • [27] Challenges and Solutions of Extremely Thin SOI (ETSOI) for CMOS Scaling to 22nm Node and Beyond
    Cheng, Kangguo
    Khakifirooz, Ali
    Kulkarni, Pranita
    Edge, Lisa F.
    Reznicek, Alexander
    Adam, Thomas
    He, Hong
    Seo, Soon-cheon
    Kanakasabapathy, Sivananda
    Schmitz, Stefan
    Holmes, Steven
    Johnson, Richard
    Zhu, Yu
    Demarest, James
    Sadana, Devendra
    Bu, Huiming
    Doris, Bruce
    Shahidi, Ghavam
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 951 - 957
  • [28] Spin-on-carbon hardmask based on fullerene derivatives for high-aspect ratio etching
    Frommhold, A.
    Palmer, R. E.
    Robinson, A. P. G.
    ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING II, 2013, 8685
  • [29] Free Form Source and Mask Optimization for Negative Tone Resist Development for 22nm Node Contact Holes
    Coskun, Tamer H.
    Dai, Huixiong
    Kamat, Vishnu
    Hsu, Ching-Mei
    Santoro, Gaetano
    Ngai, Chris
    Reybrouck, Mario
    Grozev, Grozdan
    Huang, Hsu-Ting
    OPTICAL MICROLITHOGRAPHY XXV, PTS 1AND 2, 2012, 8326
  • [30] High-performance metal hard mask process using novel TiN film for 32-nm node Cu interconnect and beyond
    Torazawa, Naoki
    Hinomura, Toru
    Harada, Takeshi
    Kabe, Tatsuya
    Inagaki, Daisuke
    Morinaga, Yasunori
    Shibata, Junichi
    Shigetoshi, Takushi
    Hazue, Shunsuke
    Motojima, Dai
    Matsumoto, Susumu
    Kishida, Takenobu
    2011 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE AND MATERIALS FOR ADVANCED METALLIZATION (IITC/MAM), 2011,