128-point memory-based architecture for a fast Fourier transform

被引:0
|
作者
Chen, Chuen-Yau [1 ]
Huang, Chun-Kai [2 ]
机构
[1] Natl Univ Kaohsiung, Dept Elect Engn, Kaohsiung 81148, Taiwan
[2] Arrow Elect Taiwan Ltd, Taipei 23553, Taiwan
关键词
fast Fourier transform; twiddle factors; cosine; sine; look-up table; COMPLEX;
D O I
10.1080/00207217.2012.687185
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we take advantage of the merits of a one-sixteenth circle storage technique, radix-2 and radix-2/4/8 algorithms to implement a 128-point memory-based architecture for a fast Fourier transform processor. The one-sixteenth circle storage technique results in reducing 50% of the size of a look-up table (LUT) for storing the twiddle factors. The combination of radix-2 and radix-2/4/8 algorithms results in reducing the number of twiddle factors and allowing the processor to possess a regular architecture which is suitable for hardware implementation. This design has been synthesised by Altera Quartus II 6.0. The experimental results indicate that this design needs only 65,169 ALUTs for LUT. The operating frequency is 59.76?MHz. The signal-to-noise ratios for the real and imaginary parts of the output signal are 67.72?dB and 68.55?dB, respectively.
引用
收藏
页码:180 / 189
页数:10
相关论文
共 50 条
  • [31] Fast algorithm for modular exponentiation based on fast fourier transform
    Fuguo D.
    Yuxin T.
    Lin D.
    Journal of Convergence Information Technology, 2011, 6 (06) : 500 - 506
  • [32] LOW-POWER PROGRAMMABLE PROCESSOR FOR FAST FOURIER TRANSFORM BASED ON TRANSPORT TRIGGERED ARCHITECTURE
    Zadnik, Jakub
    Takala, Jarmo
    2019 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2019, : 1423 - 1427
  • [33] An architecture for a radix-4 modular pipeline fast Fourier transform
    El-Khashab, AM
    Swartzlander, EE
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, PROCEEDINGS, 2003, : 378 - 388
  • [34] Scalable and Energy Efficient, Dynamically Reconfigurable Fast Fourier Transform Architecture
    Kala, S.
    Nalesh, S.
    Nandy, S. K.
    Narayan, Ranjani
    JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (03) : 426 - 435
  • [35] An efficient pipelined architecture for real-valued Fast Fourier Transform
    Kumar, M. Aravind
    Chari, K. Manjunatha
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2017, 104 (04) : 692 - 708
  • [36] Low-Cost Reconfigurable VLSI Architecture for Fast Fourier Transform
    Xiao, Hao
    Pan, An
    Chen, Yun
    Zeng, Xiaoyang
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2008, 54 (04) : 1617 - 1622
  • [37] A low-complexity architecture of inverse fast Fourier transform for XDS
    Chen, HH
    Chen, OTC
    Yeh, HC
    Wu, CS
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 125 - 128
  • [38] A Memory-Based Modular Architecture for SOM and LVQ with Dynamic Configuration
    An, Fengwei
    Zhang, Xiangyu
    Chen, Lei
    Mattausch, Hans Jurgen
    IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2016, 2 (04): : 234 - 241
  • [39] A Multibank Memory-Based VLSI Architecture of DVB Symbol Deinterleaver
    Chang, Yun-Nan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (05) : 840 - 843
  • [40] Area-efficient memory-based architecture for FFT processing
    Moon, SC
    Park, IC
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 101 - 104