128-point memory-based architecture for a fast Fourier transform

被引:0
|
作者
Chen, Chuen-Yau [1 ]
Huang, Chun-Kai [2 ]
机构
[1] Natl Univ Kaohsiung, Dept Elect Engn, Kaohsiung 81148, Taiwan
[2] Arrow Elect Taiwan Ltd, Taipei 23553, Taiwan
关键词
fast Fourier transform; twiddle factors; cosine; sine; look-up table; COMPLEX;
D O I
10.1080/00207217.2012.687185
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we take advantage of the merits of a one-sixteenth circle storage technique, radix-2 and radix-2/4/8 algorithms to implement a 128-point memory-based architecture for a fast Fourier transform processor. The one-sixteenth circle storage technique results in reducing 50% of the size of a look-up table (LUT) for storing the twiddle factors. The combination of radix-2 and radix-2/4/8 algorithms results in reducing the number of twiddle factors and allowing the processor to possess a regular architecture which is suitable for hardware implementation. This design has been synthesised by Altera Quartus II 6.0. The experimental results indicate that this design needs only 65,169 ALUTs for LUT. The operating frequency is 59.76?MHz. The signal-to-noise ratios for the real and imaginary parts of the output signal are 67.72?dB and 68.55?dB, respectively.
引用
收藏
页码:180 / 189
页数:10
相关论文
共 50 条
  • [21] Dynamic partially reconfigurable architecture for fast Fourier transform computation
    Chao, Hung-Lin
    Wu, Cheng-Chien
    Peng, Chun-Yang
    Lu, Chun-Hsien
    Shen, Jih-Sheng
    Hsiung, Pao-Ann
    INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2014, 6 (2-3) : 207 - 215
  • [22] Superscalar Power Efficient Fast Fourier Transform FFT Architecture
    Ahsan, Muhammad
    Elahi, Ehtsham
    Farooqi, Waqas Ahmad
    2009 2ND INTERNATIONAL CONFERENCE ON COMPUTER, CONTROL AND COMMUNICATION, 2009, : 549 - 552
  • [23] Configurable Memory-Based NTT Architecture for Homomorphic Encryption
    Kurniawan, Stefanus
    Duong-Ngoc, Phap
    Lee, Hanho
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (10) : 3942 - 3946
  • [24] Memory-based architecture for distributed WWW caching proxy
    Nishikawa, N
    Hosokawa, T
    Mori, Y
    Yoshida, K
    Tsuji, H
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1998, 30 (1-7): : 205 - 214
  • [25] ROUNDOFF NOISE IN FLOATING POINT FAST FOURIER TRANSFORM COMPUTATION
    WEINSTEIN, CJ
    IEEE TRANSACTIONS ON AUDIO AND ELECTROACOUSTICS, 1969, AU17 (03): : 209 - +
  • [26] Memory-Based FFT Architecture With Optimized Number of Multiplexers and Memory Usage
    Kaya, Zeynep
    Garrido, Mario
    Takala, Jarmo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (08) : 3084 - 3088
  • [27] A FIXED-POINT FAST FOURIER TRANSFORM ERROR ANALYSIS
    WELCH, PD
    IEEE TRANSACTIONS ON AUDIO AND ELECTROACOUSTICS, 1969, AU17 (02): : 151 - &
  • [28] Low-Complexity High Speed Memory Based Real Fast Fourier Transform (RFFT) Architecture with Carry Increment and Pipelined Adders
    Turaka, Rajasekhar
    Ram, M. Satya Sai
    2018 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT - 2018), 2018, : 471 - 474
  • [29] Fast reduction a module polynomial and fast Vandermonde transform based on fast Fourier transform algorithms
    Krot, AM
    SIGNAL PROCESSING, SENSOR FUSION, AND TARGET RECOGNITION VII, 1998, 3374 : 505 - 514
  • [30] Area-time-energy efficient architecture of CBNS-based fast Fourier transform
    Das, Kaushik
    Reddy, Eda Harshavardhan
    Mandal, Arpita
    Pradhan, Sambhu Nath
    Bhattacharjee, Abhishek
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024, 52 (12) : 6448 - 6467