128-point memory-based architecture for a fast Fourier transform

被引:0
|
作者
Chen, Chuen-Yau [1 ]
Huang, Chun-Kai [2 ]
机构
[1] Natl Univ Kaohsiung, Dept Elect Engn, Kaohsiung 81148, Taiwan
[2] Arrow Elect Taiwan Ltd, Taipei 23553, Taiwan
关键词
fast Fourier transform; twiddle factors; cosine; sine; look-up table; COMPLEX;
D O I
10.1080/00207217.2012.687185
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we take advantage of the merits of a one-sixteenth circle storage technique, radix-2 and radix-2/4/8 algorithms to implement a 128-point memory-based architecture for a fast Fourier transform processor. The one-sixteenth circle storage technique results in reducing 50% of the size of a look-up table (LUT) for storing the twiddle factors. The combination of radix-2 and radix-2/4/8 algorithms results in reducing the number of twiddle factors and allowing the processor to possess a regular architecture which is suitable for hardware implementation. This design has been synthesised by Altera Quartus II 6.0. The experimental results indicate that this design needs only 65,169 ALUTs for LUT. The operating frequency is 59.76?MHz. The signal-to-noise ratios for the real and imaginary parts of the output signal are 67.72?dB and 68.55?dB, respectively.
引用
收藏
页码:180 / 189
页数:10
相关论文
共 50 条
  • [1] A Novel Memory-Based Radix-2 Fast Walsh-Hadamard-Fourier Transform Architecture
    Xing, Qianjian
    Ma, Zhenguo
    Yu, Feng
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2017, E100A (06) : 1333 - 1337
  • [2] Enhanced Performance of New Scaling-Free CORDIC for Memory-Based Fast Fourier Transform Architecture
    Paramasivam, C.
    Chauhan, Sandeep Singh
    Meena, Veerpratap
    Sreejagathi, A.
    Hasini, B. A. V. N.
    Kishore, K. L. K.
    Vamsikrishna, T. V. N. G.
    Sai, M. Durga Ananta
    Didi, Abdessamad
    IEEE ACCESS, 2025, 13 : 19828 - 19844
  • [3] A 128-point Multi-Path SC FFT Architecture
    Hsu, Shun-Che
    Huang, Shen-Jui
    Chen, Sau-Gee
    Lin, Shin-Che
    Garrido, Mario
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [4] A Reconfigurable Memory-Based Fast VLSI Architecture for Computation of the Histogram
    Mondal, Pulak
    Banerjee, Swapna
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2019, 65 (02) : 128 - 133
  • [5] Multiplierless fast Fourier transform architecture
    Jiang, M.
    Yang, B.
    Huang, R.
    Zhang, T. Y.
    Wang, Y. Y.
    ELECTRONICS LETTERS, 2007, 43 (03) : 191 - 192
  • [6] Fast Fourier transform processor architecture
    ZHU Yubin and HOU Chaohuan(Institute of Acoustics. Academla Stnica
    ChineseJournalofAcoustics, 1993, (02) : 135 - 141
  • [7] A Methodology for Speeding Up Fast Fourier Transform Focusing on Memory Architecture Utilization
    Kelefouras, Vasilios I.
    Athanasiou, George S.
    Alachiotis, Nikolaos
    Michail, Harris E.
    Kritikakou, Angeliki S.
    Goutis, Costas E.
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2011, 59 (12) : 6217 - 6226
  • [8] An efficient memory-based FFT architecture
    Chang, CK
    Hung, CP
    Chen, SG
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 129 - 132
  • [9] Design of Cyclotomic Fast Fourier Transform Architecture over Galois Field for 15 point DFT
    Deshmukh, Tejaswini P.
    Deshmukh, P. R.
    Dakhole, P. K.
    2015 INTERNATIONAL CONFERENCE ON INDUSTRIAL INSTRUMENTATION AND CONTROL (ICIC), 2015, : 607 - 611
  • [10] NVM Streaker: a fast and reconfigurable performance simulator for non-volatile memory-based memory architecture
    Danqi Hu
    Fang Lv
    Chenxi Wang
    Hui-Min Cui
    Lei Wang
    Ying Liu
    Xiao-Bing Feng
    The Journal of Supercomputing, 2018, 74 : 3875 - 3903