Impact of Substrate Rotation and Temperature on the Mobility and Series Resistance of Triple-Gate SOI nMOSFETs

被引:2
|
作者
de Souza, M. [1 ]
Martino, J. A. [1 ]
Simoen, E. [1 ]
Claeys, C. [1 ]
Pavanello, M. A. [1 ]
机构
[1] Ctr Univ FEI, Dept Elect Engn, Sao Bernardo Do Campo, Brazil
基金
巴西圣保罗研究基金会;
关键词
DIELECTRICS; ORIENTATION; PERFORMANCE; TRANSISTORS; EXTRACTION; MOSFETS; HFO2;
D O I
10.1149/1.3615197
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
In this work a comparative experimental analysis of the electron mobility and parasitic source-drain series resistance of triple-gate n-channel MOSFETs as a function of the temperature is carried out. Devices with different fin widths fabricated on standard non-rotated and 45 degrees rotated SOI substrates were analyzed for temperatures ranging from 250 K to 400 K. It is shown that the use of rotated substrate does not affect the subthreshold slope or the threshold voltage variation with temperature of these devices. On the other hand, the change in the conduction plane not only improves the mobility, but also promotes a rise of its variation with temperature. Although the fin width reduction may cause an increase of the series resistance, the increased mobility of rotated devices is responsible for the series resistance roll-off and this reduction becomes larger as the fin is narrowed.
引用
收藏
页码:223 / 230
页数:8
相关论文
共 50 条
  • [41] Highly selective HBr etch process for fabrication of Triple-Gate nano-scale SOI-MOSFETs
    Lemme, MC
    Mollenhauer, T
    Gottlob, H
    Henschel, W
    Efavi, J
    Welch, C
    Kurz, H
    MICROELECTRONIC ENGINEERING, 2004, 73-4 : 346 - 350
  • [42] Modeling the interface traps-related low frequency noise in triple-gate SOI junctionless nanowire transistors
    Trevisoli, Renan
    Doria, Rodrigo Trevisoli
    Barraud, Sylvain
    Pavanello, Marcelo Antonio
    MICROELECTRONIC ENGINEERING, 2019, 215
  • [43] Analog performance of standard and uniaxial strained triple-gate SOI FinFETs under x-ray radiation
    Bordallo, C. C. M.
    Teixeira, F. F.
    Silveira, M. A. G.
    Martino, J. A.
    Agopian, P. G. D.
    Simoen, E.
    Claeys, C.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2014, 29 (12)
  • [44] Back-gate and series resistance effects in LDMOSFETs on SOI
    Vandooren, A
    Cristoloveanu, S
    Mojarradi, M
    Kolawa, E
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (10) : 2410 - 2416
  • [45] Temperature-Dependent Feedback Operations of Triple-Gate Field-Effect Transistors
    Park, Taeho
    Cho, Kyoungah
    Kim, Sangsig
    NANOMATERIALS, 2024, 14 (06)
  • [46] Carrier Mobility Variation Induced by the Substrate Bias in Ω-gate SOI Nanowire MOSFETs
    Bergamaschi, F. E.
    Ribeiro, T. A.
    Paz, B. C.
    de Souza, M.
    Barraud, S.
    Casse, M.
    Vinet, M.
    Faynot, O.
    Pavanello, M. A.
    2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2019,
  • [47] Temperature Dependence of Electron Mobility on Strained nMOSFETs Fabricated by Strain-Gate Engineering
    Chang, Tien-Shun
    Lu, Tsung Yi
    Chao, Tien-Sheng
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (07) : 931 - 933
  • [48] Comparative Study of Self-Heating Effects Influence on Triple-Gate FinFETs Fabricated on Bulk, SOI and Modified Substrates
    D'Angelo, Rodrigo
    Agopian, Paula G. D.
    2013 28TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO 2013), 2013,
  • [49] In-depth low frequency noise evaluation of substrate rotation and strain engineering in n-type triple gate SOI FinFETs
    Doria, Rodrigo Trevisoli
    Sodre de Souza, Marcio Alves
    Martino, Joao Antonio
    Simoen, Eddy
    Claeys, Cor
    Pavanello, Marcelo Antonio
    MICROELECTRONIC ENGINEERING, 2015, 147 : 92 - 95
  • [50] Temperature influence on the gate-induced floating body effect parameters in fully depleted SOI nMOSFETs
    Agopian, Paula Ghedini Der
    Martino, Joao Antonio
    Simoen, Eddy
    Claeys, Cor
    SOLID-STATE ELECTRONICS, 2008, 52 (11) : 1751 - 1754