OWL-Based Nanomasks for Preparing Graphene Ribbons with Sub-10 nm Gaps

被引:12
|
作者
Zhou, Xiaozhu [1 ,2 ,3 ]
Shade, Chad M. [1 ]
Schmucker, Abrin L. [1 ]
Brown, Keith A. [2 ]
He, Shu [1 ]
Boey, Freddy [3 ]
Ma, Jan [3 ]
Zhang, Hua [3 ]
Mirkin, Chad A. [1 ,2 ]
机构
[1] Northwestern Univ, Dept Chem, Evanston, IL 60208 USA
[2] Northwestern Univ, Int Inst Nanotechnol, Evanston, IL 60208 USA
[3] Nanyang Technol Univ, Sch Mat Sci & Engn, Singapore 639798, Singapore
关键词
Graphene; nanogap; nanoribbon; on-wire lithography; silicon nanostructure; ON-WIRE LITHOGRAPHY; MEMBRANE; NANOMESH;
D O I
10.1021/nl302171z
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
We report a simple and highly efficient method for creating graphene nanostructures with gaps that can be controlled on the sub-10 nm length scale by utilizing etch masks comprised of electrochemically synthesized multisegmented metal nanowires. This method involves depositing striped nanowires with Au and Ni segments on a graphene-coated substrate, chemically etching the Ni segments, and using a reactive ion etch to remove the graphene not protected by the remaining Au segments. Graphene nanoribbons with gaps as small as 6 nm are fabricated and characterized with atomic force microscopy, scanning electron microscopy, and Raman spectroscopy. The high level of control afforded by electrochemical synthesis of the nanowires allows us to specify the dimensions of the nanoribbon, as well as the number, location, and size of nanogaps within the nanoribbon. In addition, the generality of this technique is demonstrated by creating silicon nanostructures with nanogaps.
引用
收藏
页码:4734 / 4737
页数:4
相关论文
共 50 条
  • [11] Fluorescence nanoscopy at the sub-10 nm scale
    Luciano A. Masullo
    Alan M. Szalai
    Lucía F. Lopez
    Fernando D. Stefani
    Biophysical Reviews, 2021, 13 : 1101 - 1112
  • [12] Challenges of SEM metrology at sub-10 nm
    Babin, Sergey
    Borisov, Sergey
    Peroz, Christophe
    Yushmanov, Peter
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXVI, PTS 1 AND 2, 2012, 8324
  • [13] Challenges for sub-10 nm CMOS devices
    Mogami, Tohru
    Wakabayashi, Hitoshi
    2006 INTERNATIONAL WORKSHOP ON NANO CMOS, PROCEEDINGS, 2006, : 125 - 127
  • [14] Sub-10 nm imprint lithography and applications
    Krauss, PR
    Chou, SY
    55TH ANNUAL DEVICE RESEARCH CONFERENCE, DIGEST - 1997, 1997, : 90 - 91
  • [15] Patterning Challenges in the sub-10 nm Era
    Preil, Moshe E.
    OPTICAL MICROLITHOGRAPHY XXIX, 2016, 9780
  • [16] Design with Sub-10 nm FinFET Technologies
    Clark, Lawrence T.
    Vashishtha, Vinay
    2017 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2017,
  • [17] Sub-10 nm imprint lithography and applications
    Chou, Stephen Y.
    Krauss, Peter R.
    Zhang, Wei
    Guo, Lingjie
    Zhuang, Lei
    Journal of Vacuum Science & Technology B: Microelectronics Processing and Phenomena, 1997, 15 (06):
  • [18] Sub-10 nm fabrication: methods and applications
    Yiqin Chen
    Zhiwen Shu
    Shi Zhang
    Pei Zeng
    Huikang Liang
    Mengjie Zheng
    Huigao Duan
    International Journal of Extreme Manufacturing, 2021, 3 (03) : 20 - 50
  • [19] Sub-10 nm Carbon Nanotube Transistor
    Franklin, Aaron D.
    Luisier, Mathieu
    Han, Shu-Jen
    Tulevski, George
    Breslin, Chris M.
    Gignac, Lynne
    Lundstrom, Mark S.
    Haensch, Wilfried
    NANO LETTERS, 2012, 12 (02) : 758 - 762
  • [20] Sub-10 nm imprint lithography and applications
    Chou, SY
    Krauss, PR
    Zhang, W
    Guo, LJ
    Zhuang, L
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1997, 15 (06): : 2897 - 2904