HyperspaceFlow: A System-Level Design Methodology for Smart Space

被引:11
|
作者
Zeng, Jing [1 ]
Yang, Laurence T. [2 ]
Ma, Jianhua [3 ]
Guo, Minyi [4 ]
机构
[1] Huazhong Univ Sci & Technol, Sch Comp Sci & Technol, Wuhan 430074, Peoples R China
[2] St Francis Xavier Univ, Dept Math Stat & Comp Sci, Antigonish, NS B2G 2W5, Canada
[3] Hosei Univ, Fac Comp & Informat Sci, Tokyo 1848584, Japan
[4] Shanghai Jiao Tong Univ, Dept Comp Sci & Engn, Shanghai 200240, Peoples R China
基金
中国国家自然科学基金; 加拿大创新基金会;
关键词
System-level design; ubiquitous computing; smart space; home health care; multi-objective optimization; MODELS;
D O I
10.1109/TETC.2015.2501846
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Smart space technology gains intensive attentions of the worldwide due to the advancement of pervasive computing. However, the design of smart space is inherently complex as it resides in highly varying environment with multiple devices, also the power consumption, cost, and user preference are usually ignored by designers, resulting in huge design cost, high power dissipation, and unsatisfactory user experience. In this paper, we present a system-level design methodology for smart space, which is able to refine the function specification of smart space into underlying implementations leveraging an intermediate representation model HyperspaceFlow. The tasks in smart space are deposited into distributed execution platforms, and a network is automatically synthesized to satisfy their needs of communication at given QoS constraints. Meanwhile, the proposed design methodology is able to offer relatively satisfactory cost, power consumption, and user preference of the design solution at given constraints. At last, a home health care case is used to elucidate our design methodology, and the simulation results demonstrate the effectiveness and feasibility of our methodology.
引用
收藏
页码:568 / 583
页数:16
相关论文
共 50 条
  • [21] System-level filter design methodology for WLAN-OFDM transceivers
    Debaillie, B
    Come, B
    Eberle, W
    Donnay, S
    MICROWAVE JOURNAL, 2002, 45 (05) : 268 - +
  • [22] Polychrony for formal refinement-checking in a system-level design methodology
    Talpin, JP
    Le Guernic, P
    Shukla, SK
    Gupta, R
    Doucet, F
    THIRD INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2003, : 9 - 19
  • [23] QPSK demodulator using the methodology of automated system-level ASIC design
    Kim, DS
    Park, HD
    Kang, CH
    ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 307 - 311
  • [24] System-Level Design Space Exploration Methodology for Energy-Efficient Sensor Node Configurations: An Experimental Validation
    Chouhan, Sonali
    Balakrishnan, M.
    Bose, Ranjan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (04) : 586 - 596
  • [25] Aspects on system-level design
    Plantin, J
    Stoy, E
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 209 - 210
  • [26] Challenges in system-level design
    Wolf, W
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2004, 3312 : 1 - 5
  • [27] Challenges in system-level design
    Wolf, W
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
  • [28] No wait for system-level design
    IET Electron. Syst. Softw., 2006, 6 (02):
  • [29] System-Level Design Space Exploration for Heterogeneous Parallel Dedicated Systems
    Pomante, Luigi
    Serri, Paolo
    Marchesani, Stefano
    WORLD CONGRESS ON COMPUTER & INFORMATION TECHNOLOGY (WCCIT 2013), 2013,
  • [30] Exploiting domain knowledge in system-level MPSoC design space exploration
    Thompson, Mark
    Pimentel, Andy D.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (07) : 351 - 360