Exploiting domain knowledge in system-level MPSoC design space exploration

被引:22
|
作者
Thompson, Mark [1 ]
Pimentel, Andy D. [1 ]
机构
[1] Univ Amsterdam, Inst Informat, NL-1098 XH Amsterdam, Netherlands
关键词
System-level design space exploration; Design space pruning; Genetic algorithms; MPSoC design; MULTIOBJECTIVE OPTIMIZATION; ALGORITHMS; SEARCH;
D O I
10.1016/j.sysarc.2013.05.023
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
System-level design space exploration (DSE), which is performed early in the design process, is of eminent importance to the design of complex multi-processor embedded multimedia systems. During system-level DSE, system parameters like, e.g., the number and type of processors, and the mapping of application tasks to architectural resources, are considered. The number of design instances that need to be evaluated during such DSE to find good design candidates is large, making the DSE process time consuming. Therefore, pruning techniques are needed to optimize the DSE process, allowing the DSE search algorithms to either find the design candidates quicker or to spend the same amount of time to evaluate more design points and thus improve the chance of finding even better candidates. In this article, we study several novel approaches that exploit domain knowledge to optimize the DSE search process. To this end, we focus on DSE techniques based on genetic algorithms (GA) and introduce two new extensions to a GA to optimize its search behavior. Experimental results demonstrate that the extended GAs perform at least as well, but typically significantly better than a reference (non-optimized) GA. (C) 2013 Elsevier B.V. All rights reserved.
引用
收藏
页码:351 / 360
页数:10
相关论文
共 50 条
  • [1] Perspectives on System-level MPSoC Design Space Exploration
    Pimientel, Andy
    PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (SAMOS), 2016, : 335 - 335
  • [2] Interleaving Methods for Hybrid System-level MPSoC Design Space Exploration
    Piscitelli, Roberta
    Pimentel, Andy D.
    2012 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS (SAMOS): ARCHITECTURES, MODELING AND SIMULATION, 2012, : 7 - 14
  • [3] Accelerating MPSoC Design Space Exploration Within System-Level Frameworks
    Shah, Syed Abbas Ali
    Farkas, Bastian
    Meyer, Rolf
    Berekovic, Mladen
    2016 2ND IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2016,
  • [4] System-level exploration tools for MPSoC designs
    Flake, Peter
    Davidmann, Simon
    Schirrmeister, Frank
    43rd Design Automation Conference, Proceedings 2006, 2006, : 286 - 287
  • [5] Formal system-level design space exploration
    Knorreck, Daniel
    Apvrille, Ludovic
    Pacalet, Renaud
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2013, 25 (02): : 250 - 264
  • [6] System-level Reliability Exploration Framework for Heterogeneous MPSoC
    Wang, Zheng
    Chen, Chao
    Chattopadhyay, Anupam
    Sharma, Piyush
    GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 9 - 14
  • [7] A methodology for system-level analog design space exploration
    De Bernardinis, F
    Vincentelli, AS
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 676 - 677
  • [8] STATS: A framework for microprocessor and system-level design space exploration
    Albonesi, David H.
    Koren, Israel
    Journal of Systems Architecture, 1999, 45 (12): : 1097 - 1110
  • [9] STATS: A framework for microprocessor and system-level design space exploration
    Albonesi, DH
    Koren, I
    JOURNAL OF SYSTEMS ARCHITECTURE, 1999, 45 (12-13) : 1097 - 1110
  • [10] System-level design space exploration of dynamic reconfigurable architectures
    Sigdel, Kamana
    Thompson, Mark
    Pimente, Andy D.
    Stefanov, Todor
    Bertels, Koen
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2008, 5114 : 279 - +