A true block pipelined programmable Reed-Solomon CODEC for high-speed/low-power applications

被引：0

作者：

Kwon, HJ ^{[1
]}

Lee, JS ^{[1
]}

Lee, SH ^{[1
]}

Jeong, BY ^{[1
]}

机构：

[1] Samsung Elect Syst LSI, Soc Dev Team, Yongin, Kyunggi Do, South Korea

来源：

14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS | 2001年

关键词：

D O I：

10.1109/ASIC.2001.954726

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We propose a Reed-Solomon CODEC architecture. Chip was fabricated using 0.35mum technology. Since it was implemented as a programmable CODEC which can correct upto 16 errors/32 erasures at once, it has versatility regardless of the number of correctable errors and the length of codeword for various applications. Suggested RS-CODEC has "True Block Pipelined Architecture" in which frame latency is equal to the length of codeword leading to maximize throughput to achieve high-speed and low-power at the same time. The input data rate can be amounted to 100MByte per sec.

引用

页码：352 / 355

页数：4

共 50 条

[41] CMOS comparators for high-speed and low-power applications
Menendez, Eric R.
Maduike, Dumezie K.
Garg, Rajesh
Khatri, Sunil P.
PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 76 - +
[42] A Low-Power High-Speed Comparator for Precise Applications
Khorami, Ata
Sharifkhani, Mohammad
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (10) : 2038 - 2049
[43] A high speed low complexity Reed-Solomon decoder for correcting errors and erasures
Zhang, J
Fan, GR
Kuang, JM
Wang, H
International Symposium on Communications and Information Technologies 2005, Vols 1 and 2, Proceedings, 2005, : 976 - 979
[44] Design of FPGA's High-speed and Low-power Programmable Interconnect
Chen, Weitong
Li, Lei
Lu, Peng
Lai, Jinmei
2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 707 - 709
[45] A High-Speed and Low-Power Pipelined Binary Search Analog to Digital Converter
Mesgarani, Ali
Tekin, Ahmet
Ay, Suat U.
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
[46] High-speed low-power CMOS pipelined analog-to-digital converter
Ju, RA
Lee, DH
Yu, SD
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (06) : 981 - 986
[47] HIGH-SPEED AREA-EFFICIENT VERSATILE REED-SOLOMON DECODER DESIGN FOR MULTI-MODE APPLICATIONS
Yuan, Bo
Li, Li
Wang, Zhongfeng
SIPS: 2009 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2009, : 179 - +
[48] High-speed interpolation architecture for soft-decision decoding of Reed-Solomon codes
Wang, Zhongfeng
Ma, Jun
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (09) : 937 - 950
[49] An area-efficient high-speed reed-solomon decoder in 0.25μm CMOS
Strollo, AGM
Petra, N
De Caro, D
Napoli, E
ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2004, : 479 - 482
[50] A Low-Power High-Speed Charge-Steering Comparator for High-Speed Applications
Hassan, Ali H.
Aboudina, Mohamed M.
Refky, Mohamed
2016 14TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2016,

← 1 2 3 4 5 →