A true block pipelined programmable Reed-Solomon CODEC for high-speed/low-power applications

被引：0

作者：

Kwon, HJ ^{[1
]}

Lee, JS ^{[1
]}

Lee, SH ^{[1
]}

Jeong, BY ^{[1
]}

机构：

[1] Samsung Elect Syst LSI, Soc Dev Team, Yongin, Kyunggi Do, South Korea

来源：

14TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS | 2001年

关键词：

D O I：

10.1109/ASIC.2001.954726

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We propose a Reed-Solomon CODEC architecture. Chip was fabricated using 0.35mum technology. Since it was implemented as a programmable CODEC which can correct upto 16 errors/32 erasures at once, it has versatility regardless of the number of correctable errors and the length of codeword for various applications. Suggested RS-CODEC has "True Block Pipelined Architecture" in which frame latency is equal to the length of codeword leading to maximize throughput to achieve high-speed and low-power at the same time. The input data rate can be amounted to 100MByte per sec.

引用

页码：352 / 355

页数：4

共 50 条

[21] Design and implementation of high-speed Reed-Solomon decoder
You, YX
Wang, JX
Lai, FC
Ye, YZ
1ST IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS FOR COMMNICATIONS, PROCEEDINGS, 2002, : 146 - 149
[22] VLSI design of a reconfigurable multi-mode Reed-Solomon codec for high-speed communication systems
Hsu, HY
Wu, AY
2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 359 - 362
[23] SIMPLE PROGRAMMABLE PROCESSOR FOR DECODING REED-SOLOMON CODES IN COMPACT DISK DEVICES AT HIGH-SPEED
KO, CC
TJHUNG, TT
INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 67 (01) : 15 - 25
[24] A high-speed low-complexity Reed-Solomon decoder for optical communications
Lee, H
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (08): : 461 - 465
[25] A high-speed pipelined degree-computationless modified Euclidean algorithm architecture for Reed-Solomon decoders
Lee, Seungbeom
Lee, Hanho
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (03) : 830 - 835
[26] A high-speed pipelined degree-computationless modified euclidean algorithm architecture for Reed-Solomon decoders
Lee, Seungbeoin
Lee, Hanho
Shin, Jongyoon
Ko, Je-Soo
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 901 - +
[27] High-speed VLSI architecture for parallel Reed-Solomon decoder
Lee, H
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 320 - 323
[28] Ultra folded high-speed architectures for Reed-Solomon decoders
Seth, K
Viswajith, KN
Srinivasan, S
Kamakoti, V
19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 517 - 520
[29] High-speed VLSI architecture for parallel Reed-Solomon decoder
Lee, H
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2003, 11 (02) : 288 - 294
[30] HIGH-SPEED REED-SOLOMON DECODER FOR CORRECTING ERRORS AND ERASURES
WEI, CH
CHEN, CC
LIU, GS
IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1993, 140 (04): : 246 - 254

← 1 2 3 4 5 →