BiCMOS gate array circuits

被引：0
|
作者：
Hu, XH
Wang, MY
Zhang, M
机构：
来源：
1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS | 1996年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
BICMOS gate array circuits and macrocell libraries are designed and fabricated through 2.0 mu m BiCMOS standard processes. The average gate delay time is as follows: BiCMOS 21 stage inverter, 1.1ns; BiCMOS 21 stage oscillator, 1.1ns; BiCMOS 21 stage NAND, 1.3ns; BiCMOS 21 stage NOR 1.4ns. BICMOS 500 gate array circuits are optimized and 2000 gate array circuits are designed. The delay time of BiCMOS is less than CMOS with large load capacitance.
引用
收藏
页码：333 / 335
页数：3
相关论文
共 50 条
  • [1] ANALYSIS AND OPTIMIZATION OF BICMOS GATE CIRCUITS
    KURODA, T
    SAKATA, Y
    MATSUO, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (05) : 564 - 571
  • [2] A 270 PS 24.000 GATE BICMOS GATE ARRAY
    DENDA, A
    YAMADA, K
    HATANO, T
    OKAMURA, H
    AOKI, N
    IRUKA, M
    KUSUNOSE, N
    OGAWA, H
    SAIGO, S
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 177 - 180
  • [3] A 100K GATE SUBMICRON BICMOS GATE ARRAY
    GALLIA, J
    YEE, A
    WANG, I
    CHAU, K
    DAVIS, H
    SWAMY, S
    SRIDHAR, T
    NGUYEN, V
    RUPAREL, K
    MOORE, K
    LEMONDS, C
    CHAE, B
    EYRES, P
    YOSHINO, T
    POZADZIDES, J
    FINE, R
    SHAH, A
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 185 - 188
  • [4] AMCCS BICMOS ARRAY HITS RECORD GATE UTILIZATION
    COLE, BC
    ELECTRONICS-US, 1988, 61 (03): : 65 - 66
  • [5] GATE ARRAY INTEGRATED-CIRCUITS
    GAUTIER, JL
    PASQUET, D
    POUVIL, P
    ONDE ELECTRIQUE, 1983, 63 (12): : 5 - 10
  • [6] A 0.5 MU-M BICMOS CHANNELLESS GATE ARRAY
    MURABAYASHI, F
    NISHIO, Y
    MAEJIMA, H
    WATANABE, A
    SHUKURI, S
    NISHIDA, T
    SHIMOHIGASHI, K
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 189 - 192
  • [7] 2K-gate high performance merged complementary BiCMOS gate array
    Wang, JM
    Tai, G
    Yun, H
    Wei, T
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 306 - 309
  • [8] AMCC'S BICMOS ARRAY HITS RECORD GATE UTILIZATION.
    Cole, Bernard C.
    Electronics, 1988, 61 (03): : 65 - 66
  • [9] HIGH-PERFORMANCE BICMOS 100K-GATE ARRAY
    GALLIA, JD
    YEE, AL
    CHAU, KK
    WANG, IF
    DAVIS, H
    SWAMY, S
    NGUYEN, VM
    RUPAREL, KN
    MOORE, K
    CHAE, B
    LEMONDS, CE
    EYRES, P
    YOSHINO, T
    SHAH, AH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) : 142 - 149
  • [10] DESIGNING LOGIC-CIRCUITS FOR GATE ARRAY IMPLEMENTATION
    SCOTT, I
    ELECTRONIC ENGINEERING, 1983, 55 (679): : 61 - 64
12345