Area and power efficient hard multiple generator for radix-8 modulo 2n-1 multiplier

被引：2

作者：

Kabra, Naveen Kr ^{[1
]}

Patel, Zuber M. ^{[1
]}

机构：

[1] Sardar Vallabhbhai Natl Inst Technol, Elect Engn Dept, Surat 395007, India

来源：

INTEGRATION-THE VLSI JOURNAL | 2020年 / 75卷

关键词：

Low power; Modulo multiplier; RNS; Area efficient; Hard multiple generator; VLSI IMPLEMENTATION;

D O I：

10.1016/j.vlsi.2020.06.009

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we introduce an area and power efficient algorithm to design a hard multiple generator for radix-8 modulo 2(n) - 1 multiplier, which is based on parallel prefix computation of carry propagate. Only odd carry is used to generate hard multiple bits. The proposed architecture uses [log(2)n]-2 prefix level with n/2 prefix operators. The Post-synthesis result of proposed architecture shows 27.91%-36.89%, 9.64%-22.45% and 0.02%-88.62% of saving in area, power and PDP, respectively while post-layout result shows 27.66%-36.88%,14.45%-33.53% and 11.40%-81.11% of saving in area, power and PDP, respectively.

引用

页码：102 / 113

页数：12

共 48 条

[31] AREA-TIME EFFICIENT MODULO 2(N)-1 ADDER DESIGN
EFSTATHIOU, C
NIKOLOS, D
KALAMATIANOS, J
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (07): : 463 - 467
[32] Low Power Modulo 2n+1 Multiplier Using Data Aware Adder Tree
Sakthivel, R.
Vanitha, M.
Sanapala, Kishore
Thirumalesh, K.
PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON ECO-FRIENDLY COMPUTING AND COMMUNICATION SYSTEMS, 2015, 70 : 355 - 361
[33] Efficient 1-out-of-3 Binary Signed-Digit Multiplier for the moduli set {2n-1, 2n, 2n+1}
Saremi, Maryam
Timarchi, Somayeh
2013 17TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2013), 2013, : 123 - 124
[34] Ultra Area Efficient Reversible Quantum Radix-2 Booth's Recoding Multiplier for Low Power Applications
Talawar, Kaveri
Hosamani, Poonam
2014 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (IEEE ICCIC), 2014, : 919 - 922
[35] A Family of Area-Time Efficient Modulo 2n+1 Adders
Vergos, H. T.
IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 442 - 443
[36] FPGA Implementation of a Novel Multifunction Modulo (2n ± 1) Multiplier Using Radix-4 Booth Encoding Scheme
Kuo, Chao-Tsung
Wu, Yao-Cheng
APPLIED SCIENCES-BASEL, 2023, 13 (18):
[37] Efficient Multiply-add Unit Specified for DSPs Utilizing Low-Power Pipeline Modulo 2n+1 Multiplier
Akbarzadeh, Negar
Timarchi, Somayeh
Hamidi, Amir Abbas
2015 9TH IRANIAN CONFERENCE ON MACHINE VISION AND IMAGE PROCESSING (MVIP), 2015, : 120 - 123
[38] A VLSI Efficient Programmable Power-of-Two Scaler for {2n-1, 2n, 2n+1} RNS
Low, Jeremy Yung Shern
Chang, Chip-Hong
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (12) : 2911 - 2919
[39] Power and area efficient FIR filter using Radix-2® multiplier for de-noise the electrooculography (EOG) signal
Kumar, Gundugonti Kishore
Chinnapurapu, Naga Raghuram
Srinivas, Kankanala
SCIENTIFIC REPORTS, 2024, 14 (01):
[40] An Efficient Diminished-1 Modulo 2n+1 Multiplier Using Signed-Digit Number Representation
Tanaka, Yuuki
Wei, Shugang
TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE, 2015,

← 1 2 3 4 5 →