Area and power efficient hard multiple generator for radix-8 modulo 2n-1 multiplier

被引：2

作者：

Kabra, Naveen Kr ^{[1
]}

Patel, Zuber M. ^{[1
]}

机构：

[1] Sardar Vallabhbhai Natl Inst Technol, Elect Engn Dept, Surat 395007, India

来源：

INTEGRATION-THE VLSI JOURNAL | 2020年 / 75卷

关键词：

Low power; Modulo multiplier; RNS; Area efficient; Hard multiple generator; VLSI IMPLEMENTATION;

D O I：

10.1016/j.vlsi.2020.06.009

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, we introduce an area and power efficient algorithm to design a hard multiple generator for radix-8 modulo 2(n) - 1 multiplier, which is based on parallel prefix computation of carry propagate. Only odd carry is used to generate hard multiple bits. The proposed architecture uses [log(2)n]-2 prefix level with n/2 prefix operators. The Post-synthesis result of proposed architecture shows 27.91%-36.89%, 9.64%-22.45% and 0.02%-88.62% of saving in area, power and PDP, respectively while post-layout result shows 27.66%-36.88%,14.45%-33.53% and 11.40%-81.11% of saving in area, power and PDP, respectively.

引用

页码：102 / 113

页数：12

共 48 条

[11] Designing of area and power efficient modulo 2N multiplier
Shalini, R. V.
Sampath, P.
2014 3RD INTERNATIONAL CONFERENCE ON ECO-FRIENDLY COMPUTING AND COMMUNICATION SYSTEMS (ICECCS 2014), 2014, : 246 - 249
[12] EFFICIENT ARCHITECTURES FOR MODULO 2n-1 SQUARERS
Spyrou, A.
Bakalis, D.
Vergos, H. T.
2009 16TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING, VOLS 1 AND 2, 2009, : 687 - +
[13] Area Efficient Diminished 2n-1 Modulo Adder using Parallel Prefix Adder
Patel, Beerendra K.
Kanungo, Jitendra
JOURNAL OF ENGINEERING RESEARCH, 2022, 10 : 8 - 18
[14] Efficient methods in converting to modulo 2n+1 and 2n-1
Manochehri, Kooroush
Pourmozafari, Saadat
Sadeghian, Babak
THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 178 - +
[15] Efficient Design for Radix-8 Booth Multiplier and Its Application in Lifting 2-D DWT
Mohanty, Basant Kumar
Choubey, Abhishek
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (03) : 1129 - 1149
[16] Efficient Design for Radix-8 Booth Multiplier and Its Application in Lifting 2-D DWT
Basant Kumar Mohanty
Abhishek Choubey
Circuits, Systems, and Signal Processing, 2017, 36 : 1129 - 1149
[17] Efficient new approach for modulo 2n-1 addition in RNS
Patel, R. A.
Benaissa, M.
Boussakta, S.
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (06): : 399 - 405
[18] An area-reduced scheme for modulo 2n-1 addition/subtraction
Bi, SQ
Gross, WJ
Wang, W
Al-Khalili, A
Swamy, MNS
FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 396 - 399
[19] Area-time efficient modulo 2n-1 adder design using hybrid carry selection
Lin, Su-Hon
Shew, Ming-Hwa
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2008, E91D (02): : 361 - 362
[20] A Simple Radix-4 Booth Encoded Modulo 2n+1 Multiplier
Muralidharan, Ramya
Chang, Chip-Hong
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1163 - 1166

← 1 2 3 4 5 →