Optimal Design Method for Chip-Area-Efficient CMOS Low-Dropout Regulator

被引:0
|
作者
Ikeda, Sho [1 ]
Ito, Hiroyuki [1 ]
Ishihara, Noboru [1 ]
Masu, Kazuya [1 ]
机构
[1] Tokyo Inst Technol, Solut Res Lab, Midori Ku, Yokohama, Kanagawa 2268503, Japan
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a design method to minimize area of a CMOS low-dropout regulator (LDO) numerically. The new estimation technique for the value of the output voltage ripple under rapid load-current changes is derived, and thus the design procedure to minimize the chip area of the LDO is clarified. To verify the proposed method, the small-area LDO was designed by applying the proposed technique and fabricated in 65nm CMOS process. Measurement result shows the value of the output voltage ripple was suppressed less than 50mV when load current changes from 0 to 30mA in 1 mu s at 1.2V output voltage with 1.8V power supply. And the LDO could be implemented with small chip area of 100 mu m x 100 mu m. The quiescent power consumption was 472 mu W.
引用
收藏
页码:332 / 335
页数:4
相关论文
共 50 条
  • [21] A 3-A CMOS low-dropout regulator with adaptive Miller compensation
    Xinquan Lai
    Jianping Guo
    Zuozhi Sun
    Jianzhang Xie
    Analog Integrated Circuits and Signal Processing, 2006, 49 : 5 - 10
  • [22] A low-voltage CMOS low-dropout regulator with enhanced loop response
    Leung, KN
    Mok, PKT
    Lau, SK
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 385 - 388
  • [23] A 3-A CMOS low-dropout regulator with adaptive Miller compensation
    Lai, Xinquan
    Guo, Jianping
    Sun, Zuozhi
    Xie, Jianzhang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2006, 49 (01) : 5 - 10
  • [24] A Low Noise CMOS Low Dropout Regulator with an Area-Efficient Bandgap Reference
    Han, Sangwon
    Kim, Jongsik
    Won, Kwang-Ho
    Shin, Hyunchol
    IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (05): : 740 - 742
  • [25] A Design of Low-dropout Regulator with Adaptive Threshold Voltage Technique
    Park, Kyeong-Hyeon
    Yang, Il-Suk
    Koo, Yong-Seo
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2018, 18 (02) : 287 - 294
  • [26] A CMOS low-noise, low-dropout regulator for transceiver SOC supply management
    Oh, Wonseok
    Bakkaloglu, Bertan
    Aravind, Bhaskar
    Hoon, Siew Kuok
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2006, : 7 - +
  • [27] TRANSISTOR POWERS LOW-DROPOUT REGULATOR
    DEKIS, JE
    BLAKE, T
    EDN, 1988, 33 (16) : 205 - 205
  • [28] TRANSISTOR POWERS LOW-DROPOUT REGULATOR
    DEKIS, JE
    BLAKE, T
    ELECTRONICS WORLD & WIRELESS WORLD, 1992, (1677): : 698 - 698
  • [29] A CMOS low-dropout regulator with current-mode feedback buffer amplifier
    Oh, Wonseok
    Bakkaloglu, Bertan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (10) : 922 - 926
  • [30] Analysis of CMOS Low-Dropout Regulator - Power-Supply Rejection Ratio
    Ho, Marco
    Leung, Ka Nang
    Or, Pui Ying
    Guo, Jianping
    2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 109 - 112