Underfill of flip chip on laminates: Simulation and validation

被引:70
|
作者
Nguyen, L [1 ]
Quentin, C
Fine, P
Cobb, B
Bayyuk, S
Yang, H
Bidstrup-Allen, SA
机构
[1] Natl Semicond Corp, Santa Clara, CA 95052 USA
[2] CFD Res Corp, Huntsville, AL 35805 USA
[3] Georgia Inst Technol, Atlanta, GA 30332 USA
基金
美国国家科学基金会;
关键词
capillary flow; filler settling; flip chip; flow simulation; flow streaking; full array pattern; mixed array pattern; organic laminates; peripheral pattern; quartz dies; underfill flow;
D O I
10.1109/6144.774725
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The how characteristics of a number of underfills were evaluated with quartz dies of different patterns and pitches bonded on different substrate surfaces, Perimeter, mixed array, and full array patterns were tested, Observations on the dow front uniformity, streaking, voiding, and filler segregation were collected. The information was compared with the results predicted by a new simulation code, plastic integrated circuit encapsulation-computer aided design (PLICE-CAD) under DARPA-funded development. The two-phase model of the combined resin and air takes into account geometrical factors such as bumps and die edges, together with boundary conditions in order to track accurately the propagation of the how fronts. The two-phase flow field is based on the volume-of-fluid (VOF) methodology embedded in a general-purpose three-dimensional (3-D) flow solver.
引用
收藏
页码:168 / 176
页数:9
相关论文
共 50 条
  • [31] Test boards simplify flip chip underfill processing
    Becker, Karl-Friedrich
    Adams, Tom
    2001, PennWell (15):
  • [32] Underfill technology for fine pitch flip chip applications
    Zhu, Pengli
    Li, Gang
    Guo, Qian
    Zhao, Tao
    Lu, Daoqiang Daniel
    Sun, Rong
    Wong, Chingping
    2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 213 - 217
  • [33] Anisotropic behavior of the capillary action in flip chip underfill
    Young, WB
    MICROELECTRONICS JOURNAL, 2003, 34 (11) : 1031 - 1036
  • [34] Measurement of residual stresses in flip chip underfill resins
    Sham, ML
    Kim, JK
    POLYTRONIC 2001, PROCEEDINGS, 2001, : 160 - 167
  • [35] Study and characterization on the nanocomposite underfill for flip chip applications
    Sun, YY
    Zhang, ZQ
    Wong, CP
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2006, 29 (01): : 190 - 197
  • [36] Dispensing flip chip underfill process problems and solutions
    Norris, MJ
    TWENTY SECOND IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, IEMT-EUROPE 1998: ELECTRONICS MANUFACTURING AND DEVELOPMENT FOR AUTOMOTIVES, 1998, : 119 - 124
  • [37] Mechanism of underfill voids formation in flip chip packaging
    Goh, E
    Zhao, XL
    Anand, A
    Mui, YC
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 729 - 733
  • [38] The effects of underfill on the reliability of flip chip solder joints
    Su, P
    Rzepka, S
    Korhonen, M
    Li, CY
    JOURNAL OF ELECTRONIC MATERIALS, 1999, 28 (09) : 1017 - 1022
  • [39] Enhancement of underfill encapsulants for flip-chip technology
    Vincent, MB
    Wong, CP
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 1999, 11 (03) : 33 - 39
  • [40] Underfill Study for Large Dice Flip Chip Packages
    Lin, Antony
    Li, C. Y.
    Shih, Meng-Kai
    Lai, Yi-Shao
    Appelt, Bernd
    Tseng, Andy
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 1237 - +