Underfill of flip chip on laminates: Simulation and validation

被引:70
|
作者
Nguyen, L [1 ]
Quentin, C
Fine, P
Cobb, B
Bayyuk, S
Yang, H
Bidstrup-Allen, SA
机构
[1] Natl Semicond Corp, Santa Clara, CA 95052 USA
[2] CFD Res Corp, Huntsville, AL 35805 USA
[3] Georgia Inst Technol, Atlanta, GA 30332 USA
基金
美国国家科学基金会;
关键词
capillary flow; filler settling; flip chip; flow simulation; flow streaking; full array pattern; mixed array pattern; organic laminates; peripheral pattern; quartz dies; underfill flow;
D O I
10.1109/6144.774725
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The how characteristics of a number of underfills were evaluated with quartz dies of different patterns and pitches bonded on different substrate surfaces, Perimeter, mixed array, and full array patterns were tested, Observations on the dow front uniformity, streaking, voiding, and filler segregation were collected. The information was compared with the results predicted by a new simulation code, plastic integrated circuit encapsulation-computer aided design (PLICE-CAD) under DARPA-funded development. The two-phase model of the combined resin and air takes into account geometrical factors such as bumps and die edges, together with boundary conditions in order to track accurately the propagation of the how fronts. The two-phase flow field is based on the volume-of-fluid (VOF) methodology embedded in a general-purpose three-dimensional (3-D) flow solver.
引用
收藏
页码:168 / 176
页数:9
相关论文
共 50 条
  • [21] Flip chip underfill process speeds up
    Electronic Packaging and Production, 1998, 38 (11):
  • [22] Emerging challenges of underfill for flip chip application
    Chen, T
    Wang, JL
    Lu, DQ
    54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 175 - 179
  • [23] Flip chip underfill: A guide for successful processes
    Miquel, Bruno
    Advanced Packaging, 2002, 11 (08): : 33 - 37
  • [24] Underfill Delamination to Chip Sidewall in Advanced Flip Chip Packages
    Paquet, Marie-Claude
    Sylvestre, Julien
    Gros, Emmanuelle
    Boyer, Nicolas
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 960 - 965
  • [25] A two-dimensional simulation model for the molded underfill process in flip chip packaging
    Guo, Xue-Ru
    Young, Wen-Bin
    JOURNAL OF MECHANICAL SCIENCE AND TECHNOLOGY, 2015, 29 (07) : 2967 - 2974
  • [26] A two-dimensional simulation model for the molded underfill process in flip chip packaging
    Xue-Ru Guo
    Wen-Bin Young
    Journal of Mechanical Science and Technology, 2015, 29 : 2967 - 2974
  • [27] Stresses and fracture at the chip/underfill interface in flip-chip assemblies
    Park, JE
    Jasiuk, I
    Zubelewicz, A
    JOURNAL OF ELECTRONIC PACKAGING, 2003, 125 (01) : 44 - 52
  • [28] Interactions Between Flip Chip Underfill and Solder Alloy
    Blass, D.
    Borgesen, P.
    JOURNAL OF ELECTRONIC PACKAGING, 2010, 132 (03)
  • [29] Dispensing flip chip underfill process problems and solutions
    Norris, M
    Overko, R
    3RD INTERNATIONAL CONFERENCE ON ADHESIVE JOINING AND COATING TECHNOLOGY IN ELECTRONICS MANUFACTURING 1998, PROCEEDINGS, 1998, : 178 - 183
  • [30] Reduced cycle time epoxies for flip chip underfill
    Bonneau, M
    Stewart, J
    3RD INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS - PROCESSES, PROPERTIES, AND INTERFACES - PROCEEDINGS, 1997, : 57 - 61