Underfill of flip chip on laminates: Simulation and validation

被引：70
|
作者：
Nguyen, L [1 ]
Quentin, C
Fine, P
Cobb, B
Bayyuk, S
Yang, H
Bidstrup-Allen, SA
机构：
[1] Natl Semicond Corp, Santa Clara, CA 95052 USA
[2] CFD Res Corp, Huntsville, AL 35805 USA
[3] Georgia Inst Technol, Atlanta, GA 30332 USA
来源：
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES | 1999年 / 22卷 / 02期
基金：
美国国家科学基金会;
关键词：
capillary flow; filler settling; flip chip; flow simulation; flow streaking; full array pattern; mixed array pattern; organic laminates; peripheral pattern; quartz dies; underfill flow;
D O I：
10.1109/6144.774725
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
The how characteristics of a number of underfills were evaluated with quartz dies of different patterns and pitches bonded on different substrate surfaces, Perimeter, mixed array, and full array patterns were tested, Observations on the dow front uniformity, streaking, voiding, and filler segregation were collected. The information was compared with the results predicted by a new simulation code, plastic integrated circuit encapsulation-computer aided design (PLICE-CAD) under DARPA-funded development. The two-phase model of the combined resin and air takes into account geometrical factors such as bumps and die edges, together with boundary conditions in order to track accurately the propagation of the how fronts. The two-phase flow field is based on the volume-of-fluid (VOF) methodology embedded in a general-purpose three-dimensional (3-D) flow solver.
引用
收藏
页码：168 / 176
页数：9
相关论文
共 50 条
  • [1] Underfill of flip chip on laminates: Simulation and validation
    Nguyen, L
    Quentin, C
    Fine, P
    Cobb, B
    Bayyuk, S
    Yang, H
    Bidstrup-Allen, SA
    3RD INTERNATIONAL CONFERENCE ON ADHESIVE JOINING AND COATING TECHNOLOGY IN ELECTRONICS MANUFACTURING 1998, PROCEEDINGS, 1998, : 312 - 320
  • [2] Underfill of flip chip on laminates: Simulation and validation
    National Semiconductor Corp., Santa Clara, CA 95052-8090, United States
    不详
    IEEE Trans. Compon. Packag. Technol., 2 (168-176):
  • [3] Computational simulation of flip-chip underfill encapsulation process
    Gao, ZH
    Xue, H
    Liu, GR
    Cui, CQ
    HEAT TRANSFER SCIENCE AND TECHNOLOGY 2000, 2000, : 569 - 573
  • [4] Simulation of no-flow underfill process for flip-chip assembly
    Kolbeck, A
    Hauck, T
    Jendrny, J
    Hahn, O
    Lang, S
    THERMAL AND MECHANICAL SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS, 2004, : 587 - 592
  • [5] Use of flow simulation for design and process optimisation for flip chip underfill
    Miessner, Ralf
    Haeussermann, Tanja
    Polytronic 2005, Proceedings, 2005, : 171 - 175
  • [6] Molded Underfill for Flip Chip Package
    Chen, Yu-Kai
    Wu, Guo-Tsai
    Hwang, Sheng-Jye
    Lee, Huei-Huang
    Hwang, Durn-Yuan
    2013 8TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2013, : 310 - 314
  • [7] Underfill provides flip chip protection
    Asymtek Inc, Carlsbad, United States
    Adv Packag, 7 (34-36):
  • [8] Flip-Chip micro-thermal stress simulation in underfill process
    Lou, Wenzhong
    Yu, Xiuli
    2007 2ND IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1-3, 2007, : 419 - +
  • [9] Three-dimensional simulation of underfill process in flip-chip encapsulation
    Wang, Hui
    Zhou, Huamin
    Zhang, Yun
    Li, Dequn
    Xu, Kai
    COMPUTERS & FLUIDS, 2011, 44 (01) : 187 - 201
  • [10] Robust underfill selection methodology for flip chip
    Islam, Nokibul
    Jimarez, Miguel
    Darveaux, Robert
    Lee, JoonYeob
    Na, JaeYoung
    Kim, KeunSoo
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 2, 2007, : 533 - 540
12345