Parameter Optimization of High-Speed CMOS Operational Amplifiers Based on Dual-Input Stage

被引：0

作者：

Prokopenko, N. N. ^{[1
]}

Gourary, M. M. ^{[2
]}

Rusakov, S. G. ^{[2
]}

Ulyanov, S. L. ^{[2
]}

Zharov, M. M. ^{[2
]}

Savchenko, E. M. ^{[3
]}

机构：

[1] Don State Tech Univ, Rostov Na Donu, Russia

[2] RAS, Inst Design Problems Microelect, Moscow, Russia

[3] JSC Sci Prod Enterprise Pulsar, Stupino, Russia

来源：

2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS) | 2017年

基金：

俄罗斯科学基金会;

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The parameter optimization features of CMOS operational amplifiers (OA) based on dual-input-stage under constraints on power consumption, unity gain frequency, phase margin, open loop gain and compensation capacitance are considered. It is shown that the maximum slew rate of the output voltage is proportional to the DC currents of dual-input-stage due to the usage of current mirror based push-pull parallel channels. The recommendations to design of high-speed CMOS OA with wide range of dynamic characteristics are given.

引用

页数：4

共 50 条

[41] Optimization of High-Speed CMOS Optical Modulators with Interleaved Junctions
Cheian, Dinis
Alloatti, Luca
Ram, Rajeev J.
PROCEEDINGS OF THE 25TH BIENNIAL LESTER EASTMAN CONFERENCE ON HIGH PERFORMANCE DEVICES (LEC), 2016, : 1 - 3
[42] ASYMMETRICAL PUSH-PULL INTERMEDIATE STAGES FOR HIGH-SPEED OPERATIONAL-AMPLIFIERS
GROSHEV, VY
TELECOMMUNICATIONS AND RADIO ENGINEERING, 1988, 43 (04) : 73 - 76
[43] DESIGN CONSIDERATIONS IN HIGH-SPEED, WIDEBAND JFET-BIPOLAR OPERATIONAL AMPLIFIERS.
Ui Mingguang
Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 1983, 4 (04): : 340 - 350
[44] A high speed four-stage operational amplifier in 65 nm CMOS
Yi Xie
Zhangming Zhu
Analog Integrated Circuits and Signal Processing, 2016, 86 : 133 - 140
[45] A high speed four-stage operational amplifier in 65 nm CMOS
Xie, Yi
Zhu, Zhangming
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2016, 86 (01) : 133 - 140
[46] Bandwidth Optimization of CMOS Two-Stage Operational Amplifiers Under Power Consumption and Area Constraints
Zurla, Riccardo
Cabrini, Alessandro
Torei, Guido
23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 732 - 735
[47] A 1.8V 2.5-5.2 GHz CMOS dual-input two-stage ring VCO
Tu, WH
Yeh, JY
Tsai, HC
Wang, CK
PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 134 - 137
[48] Dynamic Parameter Optimization of High-Speed Pantograph Based on Swarm Intelligence and Machine Learning
Zhou, Rui
Xu, Xianghong
INTERNATIONAL JOURNAL OF APPLIED MECHANICS, 2023, 15 (09)
[49] Whole workspace optimization based parameter tuning of high-speed parallel manipulator controller
School of Mechanical Engineering, Tianjin University, Tianjin 300072, China
Jixie Gongcheng Xuebao, 2006, 9 (123-129):
[50] Dual-Input Stacked Inverter-Based Single-Ended DRAM Sense Amplifier Using BL Switches for Low-Power High-Speed Sensing
Lim, Sehee
Jung, In Jun
Kim, Gi Seok
Ko, Dong Han
Lee, Sumin
Jung, Seong-Ook
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024,

← 1 2 3 4 5 →