Parameter Optimization of High-Speed CMOS Operational Amplifiers Based on Dual-Input Stage

被引：0

作者：

Prokopenko, N. N. ^{[1
]}

Gourary, M. M. ^{[2
]}

Rusakov, S. G. ^{[2
]}

Ulyanov, S. L. ^{[2
]}

Zharov, M. M. ^{[2
]}

Savchenko, E. M. ^{[3
]}

机构：

[1] Don State Tech Univ, Rostov Na Donu, Russia

[2] RAS, Inst Design Problems Microelect, Moscow, Russia

[3] JSC Sci Prod Enterprise Pulsar, Stupino, Russia

来源：

2017 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS) | 2017年

基金：

俄罗斯科学基金会;

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The parameter optimization features of CMOS operational amplifiers (OA) based on dual-input-stage under constraints on power consumption, unity gain frequency, phase margin, open loop gain and compensation capacitance are considered. It is shown that the maximum slew rate of the output voltage is proportional to the DC currents of dual-input-stage due to the usage of current mirror based push-pull parallel channels. The recommendations to design of high-speed CMOS OA with wide range of dynamic characteristics are given.

引用

页数：4

共 50 条

[31] A HIGH-SPEED 64K CMOS RAM WITH BIPOLAR SENSE AMPLIFIERS
MIYAMOTO, JI
SAITO, S
MOMOSE, H
SHIBATA, H
KANZAKI, K
IZUKA, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (05) : 557 - 563
[32] A CMOS high-speed nine-stage programmable counter
Kuo, Ko-Chi
Wu, Feng-Ji
IMECS 2006: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, 2006, : 213 - +
[33] High-speed milling process parameter optimization model
Li, Ying
Zhu, Hong-Yu
Zhao, Xin
Nanjing Li Gong Daxue Xuebao/Journal of Nanjing University of Science and Technology, 2007, 31 (05): : 564 - 567
[34] A ROBUST HIGH-SPEED LOW INPUT IMPEDANCE CMOS CURRENT COMPARATOR
Kasemsuwan, Varakorn
Khucharoensin, Surachet
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2008, 17 (06) : 1139 - 1149
[35] Robust high-speed low input impedance CMOS current comparator
Khucharoensin, S
Kasemsuwan, V
2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 93 - 96
[36] INPUT STAGE TRANSCONDUCTANCE REDUCTION TECHNIQUE FOR HIGH-SLEW RATE OPERATIONAL AMPLIFIERS
SCHMOOCK, JC
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, 10 (06) : 407 - 411
[37] Design of high-speed two-stage cascode-compensated operational amplifiers based on settling time and open-loop parameters
Aminzadeh, Hamed
Danaie, Mohammad
Lotfi, Reza
INTEGRATION-THE VLSI JOURNAL, 2008, 41 (02) : 183 - 192
[38] Parameter Optimization and Test of High-Speed Plough Based on Coupling EDEM and Recurdyn
Zheng, Xin
Xu, Wenbao
Xie, Hengyan
TEHNICKI VJESNIK-TECHNICAL GAZETTE, 2024, 31 (01): : 56 - 69
[39] A Parameter Optimization Based on Equivalent Circuit Model for High-speed DFB Laser
Wang, Xiaojuan
Cheng, Xudong
Ding, Qing-An
Zhang, Lijun
Liu, Huixin
Zheng, Li
Li, Junkai
2021 IEEE 9TH INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATION AND NETWORKS (ICICN 2021), 2021, : 577 - 581
[40] Using Feature Fusion and Parameter Optimization of Dual-input Convolutional Neural Network for Face Gender Recognition
Lin, Cheng-Jian
Lin, Cheng-Hsien
Jeng, Shiou-Yun
APPLIED SCIENCES-BASEL, 2020, 10 (09):

← 1 2 3 4 5 →