Heterogeneous system-level specification in SystemC

被引:2
|
作者
Herrera, F [1 ]
Sánchez, P [1 ]
Villar, E [1 ]
机构
[1] Univ Cantabria, ETSI Ind & Telecomun, E-39005 Santander, Spain
关键词
D O I
10.1007/0-387-26151-6_15
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A specification methodology for embedded system design should provide a capacity for heterogeneous specification. This would give the designer an effective tool to build a specification with different expressiveness needs, required by the multidisciplinary character of embedded systems, which, in turn, is due to their wide range of applications and an increasing integration capability. This specification methodology should be suitable for design tasks in order to improve design productivity. In this context, this paper deals with the general solution of the system-level heterogeneous specification in the framework of a specification methodology based on SystemC. This specification methodology is suitable for system-level modeling, but also for design procedures such as system-level profiling and single-source generation. Specifically, we study and propose a solution for a system-level SystemC specification which combines several untimed models of computations, (MoCs), namely CSP, PN and KPN. In order to situate clearly the heterogeneous specification methodology we will use a general study framework called Rugby metamodel.
引用
收藏
页码:199 / 216
页数:18
相关论文
共 50 条
  • [1] System-level performance analysis in SystemC
    Posadas, H
    Herrera, F
    Sánchez, P
    Villar, E
    Blasco, F
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 378 - 383
  • [2] Teaching system-level design using SpecC and SystemC
    Walstrom, RD
    Schneider, J
    Rover, DT
    2005 IEEE International Conference on Microelectronic Systems Education, Proceedings, 2005, : 95 - 96
  • [3] System-level modeling and design using SysML and SystemC
    Raslan, Waseem
    Sameh, Ahmed
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 504 - +
  • [4] Compositional semantics of system-level designs written in SystemC
    Razavi, Niloofar
    Sirjani, Marjan
    INTERNATIONAL SYMPOSIUM ON FUNDAMENTALS OF SOFTWARE ENGINEERING, PROCEEDINGS, 2007, 4767 : 113 - +
  • [5] Incorporating cores into system-level specification
    Vahid, F
    Givargis, T
    11TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS - PROCEEDINGS, 1998, : 43 - 48
  • [6] Towards a heterogeneous simulation kernel for system-level models: A SystemC kernel for synchronous data flow models
    Patel, HD
    Shukla, SK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (08) : 1261 - 1271
  • [7] Non-invasive Power Simulation at System-Level with SystemC
    Lorenz, Daniel
    Hartmann, Philipp A.
    Gruettner, Kim
    Nebel, Wolfgang
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2013, 7606 : 21 - 31
  • [8] TL: A system-level specification language for system analysis
    Benders, LPM
    IEEE SYMPOSIUM AND WORKSHOP ON ENGINEERING OF COMPUTER-BASED SYSTEMS, PROCEEDINGS, 1996, : 244 - 251
  • [9] System-level specification testing of wireless transceivers
    Halder, Achintya
    Bhattacharya, Soumendu
    Chatterjee, Abhijit
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (03) : 263 - 276
  • [10] SystemC system level synthesis method for heterogeneous MPSoC
    Feng Z.-H.
    Chen X.
    Gao S.-S.
    Xi Tong Gong Cheng Yu Dian Zi Ji Shu/Systems Engineering and Electronics, 2010, 32 (11): : 2484 - 2488