Heterogeneous system-level specification in SystemC

被引:2
|
作者
Herrera, F [1 ]
Sánchez, P [1 ]
Villar, E [1 ]
机构
[1] Univ Cantabria, ETSI Ind & Telecomun, E-39005 Santander, Spain
关键词
D O I
10.1007/0-387-26151-6_15
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A specification methodology for embedded system design should provide a capacity for heterogeneous specification. This would give the designer an effective tool to build a specification with different expressiveness needs, required by the multidisciplinary character of embedded systems, which, in turn, is due to their wide range of applications and an increasing integration capability. This specification methodology should be suitable for design tasks in order to improve design productivity. In this context, this paper deals with the general solution of the system-level heterogeneous specification in the framework of a specification methodology based on SystemC. This specification methodology is suitable for system-level modeling, but also for design procedures such as system-level profiling and single-source generation. Specifically, we study and propose a solution for a system-level SystemC specification which combines several untimed models of computations, (MoCs), namely CSP, PN and KPN. In order to situate clearly the heterogeneous specification methodology we will use a general study framework called Rugby metamodel.
引用
收藏
页码:199 / 216
页数:18
相关论文
共 50 条
  • [21] System-level Reliability Exploration Framework for Heterogeneous MPSoC
    Wang, Zheng
    Chen, Chao
    Chattopadhyay, Anupam
    Sharma, Piyush
    GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 9 - 14
  • [22] System-Level Simulation for Homogeneous and Heterogeneous Cellular Networks
    Jinaporn, Nakrop
    Armour, Simon
    Doufexi, Angela
    2019 IEEE 89TH VEHICULAR TECHNOLOGY CONFERENCE (VTC2019-SPRING), 2019,
  • [23] Teaching Heterogeneous Computing with System-Level Design Methods
    Carloni, Luca P.
    Cota, Emilio G.
    Di Guglielmo, Giuseppe
    Giri, Davide
    Kwon, Jihye
    Mantovani, Paolo
    Piccolboni, Luca
    Petracca, Michele
    WCAE'19: PROCEEDINGS OF THE WORKSHOP ON COMPUTER ARCHITECTURE EDUCATION, 2019,
  • [24] Heterogeneous System-Level Package Integration - Trends and Challenges
    Lee, Frank J. C.
    Wong, Mei
    Tzou, Jerry
    Yuan, Jonathan
    Chang, Daniel
    Rusu, Stefan
    2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
  • [25] A framework for heterogeneous specification and design of electronic embedded systems in SystemC
    Herrera, Fernando
    Villar, Eugenio
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2007, 12 (03)
  • [26] System-level object-orientation in the specification and validation of embedded systems
    Fernandes, JM
    Machado, RJ
    14TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2001, : 8 - 13
  • [27] SYSTEM-LEVEL SPECIFICATION AND DESIGN USING VHDL A CASE-STUDY
    ECKER, W
    MARZ, S
    COMPUTER HARDWARE DESCRIPTION LANGUAGES AND THEIR APPLICATIONS, 1993, 32 : 505 - 522
  • [28] Towards closing the specification gap by integrating algorithm-level and system-level design
    Jiaxing Zhang
    Gunar Schirner
    Design Automation for Embedded Systems, 2015, 19 : 389 - 419
  • [29] Towards closing the specification gap by integrating algorithm-level and system-level design
    Zhang, Jiaxing
    Schirner, Gunar
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2015, 19 (04) : 389 - 419
  • [30] SystemC and OCAPI-xl based system-level design for reconfigurable systems-on-chip
    Tiensyrjä, K
    Cupak, M
    Masselos, K
    Pettissalo, M
    Potamianos, K
    Qu, Y
    Rynders, L
    Vanmeerbeeck, G
    Voros, N
    Zhang, Y
    ADVANCES IN DESIGN AND SPECIFICATION LANGUAGES FOR SOCS: SELECTED CONTRIBUTIONS FROM FDL'04, 2005, : 255 - 269