Modelling of ESD protection circuits

被引：0
|
作者：
Gurunarayanan, S [1 ]
Mehrotra, R [1 ]
Chandrashekhar [1 ]
机构：
[1] BIRLA INST TECHNOL & SCI,PILANI,RAJASTHAN,INDIA
来源：
SEMICONDUCTOR DEVICES | 1996年 / 2733卷
关键词：
D O I：
暂无
中图分类号：
TB3 [工程材料学];
学科分类号：
0805 ; 080502 ;
摘要：
引用
收藏
页码：66 / 68
页数：3
相关论文
共 50 条
  • [21] On-Chip ESD Protection Design for HV Integrated Circuits
    Ker, Ming-Dou
    7TH IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE (INEC) 2016, 2016,
  • [22] Novel diode-chain triggering SCR circuits for ESD protection
    Jang, SL
    Gau, MS
    Lin, JK
    SOLID-STATE ELECTRONICS, 2000, 44 (07) : 1297 - 1303
  • [23] An analysis of bipolar breakdown and its application to the design of ESD protection circuits
    Joshi, S
    Ida, R
    Givelin, P
    Rosenbaum, E
    39TH ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM 2001, 2001, : 240 - 245
  • [24] ESD protection circuits with novel MOS-bounded diode structures
    Ker, MD
    Chuang, CH
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 533 - 536
  • [25] Stacked BSCR ESD protection for 250V tolerant circuits
    Vashchenko, VA
    Concannon, A
    ter Beek, A
    Hopper, P
    ISPSD '04: PROCEEDINGS OF THE 16TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2004, : 225 - 228
  • [26] ESD protection for the tolerant I/O circuits using PESD implantation
    Tang, HTH
    Chen, SS
    Liu, S
    Lee, MT
    Liu, CH
    Wang, MC
    Jeng, MC
    JOURNAL OF ELECTROSTATICS, 2002, 54 (3-4) : 293 - 300
  • [27] Implementation of ESD Protection for Output Driver ICs with SCR Circuits Techniques
    Chen, Shen-Li
    Fran, Der-Ann
    INTELLIGENT MATERIALS AND MECHATRONICS, 2014, 464 : 139 - 144
  • [28] Investigations of using NMOS parasitic bipolar transistor for ESD protection circuits
    Suzuki, Teruo
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 733 - 736
  • [29] GaN-based power LEDs with CMOS ESD protection circuits
    Horng, J. J.
    Su, Y. K.
    Chang, S. J.
    Chen, W. S.
    Shei, S. C.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2007, 7 (02) : 340 - 346
  • [30] OPTIMIZED ESD PROTECTION CIRCUITS FOR HIGH-SPEED MOS VLSI
    FUJISHIN, E
    GARRETT, K
    LEVIS, MP
    MOTTA, RF
    HARTRANFT, M
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (02) : 594 - 596
12345