New Memory-Efficient Hardware Architecture of 2-D Dual-mode Lifting-Based Discrete Wavelet Transform for JPEG2000

被引:1
|
作者
Hsia, Chih-Hsien [1 ]
Chiang, Jen-Shiun [1 ]
机构
[1] Tamkang Univ, Dept Elect Engn, Tamsui, Taiwan
关键词
lifting-based discrete wavelet transform (LDWT); interlaced read scan algorithm (IRSA); low-transpose memory; 2-D 5/3 mode LDWT; 2-D 9/7 mode LDWT;
D O I
10.1109/ICCS.2008.4737288
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work presents new algorithms and hardware architectures to improve the critical issues of the 2-D dual-mode (supporting 5/3 lossless and 9/7 lossy coding) lifting-based discrete wavelet transform (LDWT). The proposed 2-D dual-mode LDWT architecture has the advantages of low-transpose memory, low latency, and regular signal flow, which is suitable for VLSI implementation. The transpose memory requirement of the NXN 2-D 5/3 mode LDWT is 2N, and that of 2-D 9/7 mode LDWT is 4N. According to the comparison results, the proposed hardware architecture surpasses previous architectures in the aspects of lifting-based low-transpose memory size. It can be applied to real-time visual operations such as JPEG2000, MPEG-4 still texture object decoding, and wavelet-based scalable video coding.
引用
收藏
页码:766 / 772
页数:7
相关论文
共 50 条
  • [41] A pipeline, memory efficient and programmable architecture for the 2-D discrete wavelet transform using lifting scheme
    Bolouki, S
    Fatemi, O
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2003, PTS 1-3, 2003, 5150 : 1121 - 1130
  • [42] A Memory-Efficient High-Throughput Architecture for Lifting-Based Multi-Level 2-D DWT
    Hu, Yusong
    Jong, Ching Chuen
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2013, 61 (20) : 4975 - 4987
  • [43] Shift-accumulator ALU centric JPEG2000 5/3 lifting based discrete wavelet transform architecture
    Tan, KCB
    Arslan, T
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 161 - 164
  • [44] Hardware Architecture of Lifting-based Discrete Wavelet Transform and Sample Entropy for Epileptic Seizure Detection
    Wang, Yuanfa
    Li, Zunchao
    Feng, Lichen
    Zheng, Chuang
    Guan, Yunhe
    Zhang, Yefei
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1582 - 1584
  • [45] A note on "flipping structure: An efficient VLSI architecture for lifting-based discrete wavelet transform"
    Xiong, CY
    Tian, JW
    Liu, H
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2006, 54 (05) : 1910 - 1916
  • [46] Implementation technology of 2-D lifting-based discrete wavelet transform for space TDICCD camera
    Li, J. (lijin002004103186@163.com), 2013, Beijing University of Posts and Telecommunications (36):
  • [47] Efficient parallel architecture for lifting-based two-dimensional discrete wavelet transform
    Xiong, CY
    Tian, JW
    Liu, J
    PROCEEDINGS OF 2005 IEEE INTERNATIONAL WORKSHOP ON VLSI DESIGN AND VIDEO TECHNOLOGY, 2005, : 75 - 78
  • [48] Memory-Efficient Discrete Wavelet Transform Architecture Based on Wordlength Optimization
    Hu, Yusong
    Jong, Ching Chuen
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1778 - 1781
  • [49] A customizable hardware implementation of the discrete wavelet transform for embedded applications based on the JPEG2000 standard
    Savaton, G
    Casseau, E
    Martin, E
    Lambert-Nebout, C
    APPLICATIONS OF DIGITAL IMAGE PROCESSING XXVI, 2003, 5203 : 287 - 295
  • [50] A Fast Parallel VLSI Architecture for Lifting Based 2-D Discrete Wavelet Transform
    Kim, Jong Woog
    Chong, Jong Wha
    IECON 2004: 30TH ANNUAL CONFERENCE OF IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOL 2, 2004, : 1258 - 1262