New Memory-Efficient Hardware Architecture of 2-D Dual-mode Lifting-Based Discrete Wavelet Transform for JPEG2000

被引:1
|
作者
Hsia, Chih-Hsien [1 ]
Chiang, Jen-Shiun [1 ]
机构
[1] Tamkang Univ, Dept Elect Engn, Tamsui, Taiwan
关键词
lifting-based discrete wavelet transform (LDWT); interlaced read scan algorithm (IRSA); low-transpose memory; 2-D 5/3 mode LDWT; 2-D 9/7 mode LDWT;
D O I
10.1109/ICCS.2008.4737288
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work presents new algorithms and hardware architectures to improve the critical issues of the 2-D dual-mode (supporting 5/3 lossless and 9/7 lossy coding) lifting-based discrete wavelet transform (LDWT). The proposed 2-D dual-mode LDWT architecture has the advantages of low-transpose memory, low latency, and regular signal flow, which is suitable for VLSI implementation. The transpose memory requirement of the NXN 2-D 5/3 mode LDWT is 2N, and that of 2-D 9/7 mode LDWT is 4N. According to the comparison results, the proposed hardware architecture surpasses previous architectures in the aspects of lifting-based low-transpose memory size. It can be applied to real-time visual operations such as JPEG2000, MPEG-4 still texture object decoding, and wavelet-based scalable video coding.
引用
收藏
页码:766 / 772
页数:7
相关论文
共 50 条
  • [31] An embedded extension algorithm for the lifting based discrete wavelet transform in JPEG2000
    Tan, KCB
    Arslan, T
    2002 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-IV, PROCEEDINGS, 2002, : 3513 - 3516
  • [32] An efficient architecture for lifting-based forward and inverse discrete wavelet transform
    Aroutchelvame, SM
    Raahemifar, K
    2005 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), VOLS 1 AND 2, 2005, : 816 - 819
  • [33] Efficient VLSI architecture for lifting-based discrete wavelet packet transform
    Wang, Chao
    Gan, Woon Seng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (05) : 422 - 426
  • [34] A high-throughput, memory efficient architecture for computing the tile-based 2D discrete wavelet transform for the JPEG2000
    Dimitroulakos, G
    Galanis, MD
    Milidonis, A
    Goutis, CE
    INTEGRATION-THE VLSI JOURNAL, 2005, 39 (01) : 1 - 11
  • [35] A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec
    Wu, BF
    Lin, CF
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2005, 15 (12) : 1615 - 1628
  • [36] Flipping structure: An efficient VLSI architecture for lifting-based discrete wavelet transform
    Huang, CT
    Tseng, PC
    Chen, LG
    APCCAS 2002: ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2002, : 383 - 388
  • [37] Pipeline, memory-efficient and programmable architecture for 2D discrete wavelet transform using lifting scheme
    Fatemi, O
    Bolouki, S
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (06): : 703 - 708
  • [38] VLSI architecture of line-based lifting wavelet transform for motion JPEG2000
    Seo, Young-Ho
    Kim, Dong-Wook
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (02) : 431 - 440
  • [39] Flipping structure: An efficient VLSI architecture for lifting-based discrete wavelet transform
    Huang, CT
    Tseng, PC
    Chen, LG
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2004, 52 (04) : 1080 - 1089
  • [40] A Lifting-based 2-D Discrete Wavelet Transform Architecture for Data Compression of Bio-potential Signals
    Ren, Yi
    Han, Jun
    Yu, Zhiyi
    Xuan, Sizhong
    Zeng, Xiaoyang
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,