Low power VLSI design: An optimal binding algorithm in high-level synthesis using integer linear programming

被引：0
|
作者：
Shiue, WT [1 ]
机构：
[1] Oregon State Univ, Dept Elect & Comp Engn, Corvallis, OR 97331 USA
来源：
6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XV, PROCEEDINGS: MOBILE/WIRELESS COMPUTING AND COMMUNICATION SYSTEMS III | 2002年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we present an optimal low-power binding algorithm based on linear programming model. A novel parallel graph (PG) is constructed and used for the development of our LP model. Once the PG is created, linear programming techniques are used to search all paths through the PG to find the optimal binding that minimizes the overall power consumption due to switching activity. We benchmarked our algorithm on two applications, a second-order differential equation solver (DiffEq) and a finite impulse response filter (FIR). In our experiments, the power consumption of the DiffEq was reduced by 8.2%. Power consumption for a FIR fitter sharing three multipliers and three adders was reduced by 18.5% while the same FIR sharing two multipliers and two adders achieved a 32.2% power reduction.
引用
收藏
页码：458 / 461
页数：4
相关论文
共 50 条
  • [21] Bus optimization for low power in high-level synthesis
    Hong, S
    Kim, T
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2003, 12 (01) : 1 - 17
  • [22] Integration of low power analysis into high-level synthesis
    Rettberg, A
    Kleinjohann, B
    Rammig, FJ
    DESIGN AND ANALYSIS OF DISTRIBUTED EMBEDDED SYSTEMS, 2002, 91 : 195 - 204
  • [23] A Binding Algorithm in High-Level Synthesis for Path Delay Testability
    Yoshikawa, Yuki
    2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 546 - 551
  • [24] Interconnect driven low power high-level synthesis
    Stammermann, A
    Helms, D
    Schulte, M
    Schulz, A
    Nebel, W
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 131 - 140
  • [25] Design and Verification Using High-Level Synthesis
    Takach, Andres
    2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 198 - 203
  • [26] Exploiting the Benefits of High-level Synthesis for Thermal-aware VLSI Design
    Chen, Jianqi
    Schafer, Benjamin Carrion
    2019 IEEE 37TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2019), 2019, : 401 - 404
  • [27] Physical Aware Low Power Clock Gates Synthesis Algorithm for High Speed VLSI Design
    Kiong, Teng Siong
    Soin, Norhayati
    2009 INTERNATIONAL CONFERENCE FOR TECHNICAL POSTGRADUATES (TECHPOS 2009), 2009, : 181 - 185
  • [28] An approach to high-level synthesis using constraint logic programming
    Kuchcinski, K
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 74 - 82
  • [29] Optimal Binding and Port Assignment for Loop Pipelining in High-Level Synthesis
    Fiege, Nicolai
    Sittel, Patrick
    Zipf, Peter
    2022 32ND INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2022, : 262 - 269
  • [30] High-Level Synthesis Algorithm for the Design of Reconfigurable Constant Multiplier
    Chen, Jiajia
    Chang, Chip-Hong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (12) : 1844 - 1856
12345