Low power VLSI design: An optimal binding algorithm in high-level synthesis using integer linear programming

被引：0
|
作者：
Shiue, WT [1 ]
机构：
[1] Oregon State Univ, Dept Elect & Comp Engn, Corvallis, OR 97331 USA
来源：
6TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XV, PROCEEDINGS: MOBILE/WIRELESS COMPUTING AND COMMUNICATION SYSTEMS III | 2002年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we present an optimal low-power binding algorithm based on linear programming model. A novel parallel graph (PG) is constructed and used for the development of our LP model. Once the PG is created, linear programming techniques are used to search all paths through the PG to find the optimal binding that minimizes the overall power consumption due to switching activity. We benchmarked our algorithm on two applications, a second-order differential equation solver (DiffEq) and a finite impulse response filter (FIR). In our experiments, the power consumption of the DiffEq was reduced by 8.2%. Power consumption for a FIR fitter sharing three multipliers and three adders was reduced by 18.5% while the same FIR sharing two multipliers and two adders achieved a 32.2% power reduction.
引用
收藏
页码：458 / 461
页数：4
相关论文
共 50 条
  • [1] An efficient low-power binding algorithm in high-level synthesis
    Choi, Y
    Kim, T
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 321 - 324
  • [2] A High-Level Design Exploration of Heterogeneous Adders based on Mixed Integer Linear Programming
    Sosa, J.
    Montiel-Nelson, J. A.
    Garcia-Montesdeoca, J. C.
    Nooshabadi, Saeid
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [3] High-level synthesis for low-power design
    School of Electrical and Computer Engineering, Cornell University, Ithaca
    NY, United States
    不详
    IL, United States
    IPSJ Trans. Syst. LSI Des. Methodol., (12-25):
  • [4] Scheduling in high-level synthesis using a hybrid Constraint Logic Programming/Integer Programming approach
    Ahmed, Mohamed M.
    Abdel-Malek, Hany L.
    2006 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING & SYSTEMS, 2006, : 127 - +
  • [5] Binding, allocation and floorplanning in low power high-level synthesis
    Stammermann, A
    Helms, D
    Schulte, M
    Schulz, A
    Nebel, W
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 544 - 550
  • [6] A thread partitioning algorithm in low power high-level synthesis
    Uchida, J
    Togawa, N
    Yanagisawa, M
    Ohtsuki, T
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 74 - 79
  • [7] Genetic algorithms for high-level synthesis in VLSI design
    Mandal, C
    Chakrabarti, PP
    MATERIALS AND MANUFACTURING PROCESSES, 2003, 18 (03) : 355 - 383
  • [8] High-level synthesis for low power
    Macii, E
    LOW POWER DESIGN IN DEEP SUBMICRON ELECTRONICS, 1997, 337 : 381 - 393
  • [9] Minimizing area/energy for low power memory design using integer linear programming
    Shiue, WT
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 984 - 987
  • [10] Low power binding using linear programming
    Shiue, WT
    Denison, J
    Horak, A
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 980 - 983
12345