Single event effects test results for advanced field programmable gate arrays

被引:0
|
作者
Allen, Gregory R. [1 ]
Swift, Gary M. [1 ]
机构
[1] CALTECH, Jet Prop Lab, 4800 Oak Grove Dr, Pasadena, CA 91109 USA
关键词
Field Programmable Gate Arrays; ASICs; single event latchup; single event upset;
D O I
暂无
中图分类号
TL [原子能技术]; O571 [原子核物理学];
学科分类号
0827 ; 082701 ;
摘要
Reconfigurable Field Programmable Gate Arrays (FPGAs) from Altera and Actel and an FPGA-based quick-turn Application Specific Integrated Circuit (ASIC) from Altera were subjected to single-event testing using heavy ions. Both Altera devices (Stratix II and HardCopy II) exhibited a low latchup threshold (below an LET of 3 MeV-cm(2)/mg) and thus are not recommended for applications in the space radiation environment. The flash-based Actel ProASIC Plus device did not exhibit latchup to an effective LET of 75 MeV-cm(2)/mg at room temperature. In addition, these tests did not show flash cell charge loss (upset) or retention damage. Upset characterization of the design-level flip-flops yielded an LET threshold below 10 MeV-cm(2)/mg and a high LET cross section of about 1x10(-6) cm(2)/bit for storing ones and about 1x10(-7) cm(2)/bit for storing zeros. Thus, the ProASIC device may be suitable for critical flight applications with appropriate triple modular redundancy mitigation techniques.
引用
收藏
页码:115 / +
页数:2
相关论文
共 50 条
  • [41] Design issues in field programmable gate arrays (FPGAs)
    Abd-El-Barr, M
    Vranesic, Z
    ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 169 - 172
  • [42] Reliability of field programmable magnetic logic gate arrays
    Reiss, G
    Meyners, D
    APPLIED PHYSICS LETTERS, 2006, 88 (04) : 1 - 3
  • [43] Application of field programmable gate arrays to space projects
    Chiba, K
    Sakaide, Y
    Kuboyama, S
    Sugimoto, K
    EECC'97 - PROCEEDINGS OF THE THIRD ESA ELECTRONIC COMPONENTS CONFERENCE, 1997, 395 : 471 - 474
  • [44] Implementation of control algorithms in field programmable gate arrays
    Petko, Maciej
    Karpiel, Grzegorz
    2007 IEEE/ASME INTERNATIONAL CONFERENCE ON ADVANCED INTELLIGENT MECHATRONICS, VOLS 1-3, 2007, : 204 - +
  • [45] Fault injection emulator for Field Programmable Gate Arrays
    Slaughter, T
    Stroud, C
    Emmert, J
    Skaggs, B
    RECONFIGURABLE TECHNOLOGY: FPGAS AND RECONFIGURABLE PROCESSORS FOR COMPUTING AND COMMUNICATIONS III, 2001, 4525 : 1 - 9
  • [46] Empowering Parallel Computing with Field Programmable Gate Arrays
    D'Hollander, Erik H.
    PARALLEL COMPUTING: TECHNOLOGY TRENDS, 2020, 36 : 16 - 31
  • [47] Field programmable gate arrays and floating point arithmetic
    Fagin, Barry
    Renard, Cyril
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994, 2 (03) : 365 - 367
  • [48] FIR FILTERS WITH FIELD-PROGRAMMABLE GATE ARRAYS
    MINTZER, L
    JOURNAL OF VLSI SIGNAL PROCESSING, 1993, 6 (02): : 119 - 127
  • [49] A DETAILED ROUTER FOR FIELD-PROGRAMMABLE GATE ARRAYS
    BROWN, S
    ROSE, J
    VRANESIC, ZG
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (05) : 620 - 628
  • [50] The use of field programmable gate arrays for reusable interfaces
    Stong, N
    AUTOTESTCON 2000: IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE, PROCEEDINGS, 2000, : 591 - 600