Single event effects test results for advanced field programmable gate arrays

被引:0
|
作者
Allen, Gregory R. [1 ]
Swift, Gary M. [1 ]
机构
[1] CALTECH, Jet Prop Lab, 4800 Oak Grove Dr, Pasadena, CA 91109 USA
关键词
Field Programmable Gate Arrays; ASICs; single event latchup; single event upset;
D O I
暂无
中图分类号
TL [原子能技术]; O571 [原子核物理学];
学科分类号
0827 ; 082701 ;
摘要
Reconfigurable Field Programmable Gate Arrays (FPGAs) from Altera and Actel and an FPGA-based quick-turn Application Specific Integrated Circuit (ASIC) from Altera were subjected to single-event testing using heavy ions. Both Altera devices (Stratix II and HardCopy II) exhibited a low latchup threshold (below an LET of 3 MeV-cm(2)/mg) and thus are not recommended for applications in the space radiation environment. The flash-based Actel ProASIC Plus device did not exhibit latchup to an effective LET of 75 MeV-cm(2)/mg at room temperature. In addition, these tests did not show flash cell charge loss (upset) or retention damage. Upset characterization of the design-level flip-flops yielded an LET threshold below 10 MeV-cm(2)/mg and a high LET cross section of about 1x10(-6) cm(2)/bit for storing ones and about 1x10(-7) cm(2)/bit for storing zeros. Thus, the ProASIC device may be suitable for critical flight applications with appropriate triple modular redundancy mitigation techniques.
引用
收藏
页码:115 / +
页数:2
相关论文
共 50 条
  • [31] Field Programmable Gate Arrays - Detecting Cosmic Rays
    Dasgupta, S.
    Cussans, D.
    JOURNAL OF INSTRUMENTATION, 2015, 10
  • [32] Activity estimation for field-programmable gate arrays
    Lamoureux, Julien
    Wilton, Steven J. E.
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 87 - 94
  • [33] IMPLEMENTING DIVISION WITH FIELD-PROGRAMMABLE GATE ARRAYS
    LOUIE, ME
    ERCEGOVAC, MD
    JOURNAL OF VLSI SIGNAL PROCESSING, 1994, 7 (03): : 271 - 285
  • [34] Yield enhancement of field-programmable gate arrays
    Howard, Neil J.
    Tyrrell, Andrew M.
    Allinson, Nigel M.
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994, 2 (01): : 115 - 123
  • [35] Introducing Field Programmable Gate Arrays with Deeds Projects
    Donzellini, Giuliano
    Ponta, Domenico
    2014 4th Interdisciplinary Engineering Design Education Conference (IEDEC), 2014, : 58 - 65
  • [36] DBPM signal processing with field programmable gate arrays
    Lai Longwei
    Leng Yongbin
    Yi Xing
    Yan Yingbing
    Zhang Ning
    Yang Guisen
    Wang Baopeng
    Xiong Yun
    NUCLEAR SCIENCE AND TECHNIQUES, 2011, 22 (03) : 129 - 133
  • [37] LOGIC SYNTHESIS FOR FIELD-PROGRAMMABLE GATE ARRAYS
    HWANG, TT
    OWENS, RM
    IRWIN, MJ
    WANG, KH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (10) : 1280 - 1287
  • [38] Field programmable gate arrays based overcurrent relays
    Ahuja, S
    Kothari, L
    Vishwakarma, DN
    Balasubramanian, SK
    ELECTRIC POWER COMPONENTS AND SYSTEMS, 2004, 32 (03) : 247 - 255
  • [39] SYNTHESIS METHODS FOR FIELD-PROGRAMMABLE GATE ARRAYS
    SANGIOVANNIVINCENTELLI, A
    ELGAMAL, A
    ROSE, J
    PROCEEDINGS OF THE IEEE, 1993, 81 (07) : 1057 - 1083
  • [40] The application of field programmable gate arrays in engineering education
    Kuczborski, W
    3RD GLOBAL CONGRESS ON ENGINEERING EDUCATION, CONGRESS PROCEEDINGS, 2002, : 319 - 321