Circuit Reliability: From Physics to Architectures

被引:0
|
作者
Fang, Jianxin [1 ]
Gupta, Saket [1 ]
Kumar, Sanjay V. [1 ]
Marella, Sravan K. [1 ]
Mishra, Vivek [1 ]
Zhou, Pingqiang [1 ]
Sapatnekar, Sachin S. [1 ]
机构
[1] Univ Minnesota, ECE Dept, Minneapolis, MN 55455 USA
关键词
Bias temperature instability; hot carriers; oxide breakdown; electromigration; 3D ICs; stress; ELECTROMIGRATION ANALYSIS; PERFORMANCE DEGRADATION; LIFETIME RELIABILITY; SILICON ODOMETER; FAILURE MODES; NBTI; AWARE; IMPACT; OPTIMIZATION; NODE;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In the period of extreme CMOS scaling, reliability issues are becoming a critical problem. These problems include issues related to device reliability, in the form of bias temperature instability, hot carrier injection, time-dependent dielectric breakdown of gate oxides, as well as interconnect reliability concerns such as electromigration and TSV stress in 3D integrated circuits. This tutorial surveys these effects, and discusses methods for mitigating them at all levels of design.
引用
收藏
页码:243 / 246
页数:4
相关论文
共 50 条
  • [21] Circuit realization of topological physics
    Yang, Huanhuan
    Song, Lingling
    Cao, Yunshan
    Yan, Peng
    PHYSICS REPORTS-REVIEW SECTION OF PHYSICS LETTERS, 2024, 1093 : 1 - 54
  • [22] PHYSICS OF THUNDERSTORM ELECTRIC CIRCUIT
    MALAN, DJ
    JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 1967, 283 (06): : 526 - &
  • [23] Resource Budgeting for Reliability in Reconfigurable Architectures
    Zhang, Hongyan
    Bauer, Lars
    Henkel, Joerg
    2016 ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2016,
  • [24] Validating software architectures for high reliability
    Ehrlich, WK
    Chan, R
    Donnelly, WJ
    Park, HH
    Saltzman, MB
    Verma, P
    SEVENTH INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING, PROCEEDINGS, 1996, : 196 - 206
  • [25] Process Reliability in Service Oriented Architectures
    Schuller, Dieter
    Papageorgiou, Apostolos
    Schulte, Stefan
    Eckert, Julian
    Repp, Nicolas
    Steinmetz, Ralf
    2009 3RD IEEE INTERNATIONAL CONFERENCE ON DIGITAL ECOSYSTEMS AND TECHNOLOGIES, 2009, : 453 - 458
  • [26] Formal reliability analysis of redundancy architectures
    Bozzano, Marco
    Cimatti, Alessandro
    Mattarei, Cristian
    FORMAL ASPECTS OF COMPUTING, 2019, 31 (01) : 59 - 94
  • [27] A reliability model for Service Component Architectures
    Mirandola, R.
    Potena, P.
    Riccobene, E.
    Scandurra, P.
    JOURNAL OF SYSTEMS AND SOFTWARE, 2014, 89 : 109 - 127
  • [28] Reliability and Aging Aware Designs/Circuit Reliability
    Yu, Shimeng
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [29] Allocating Gate Reliability for Circuit Reliability Optimization
    Zhan, Suoyue
    Sikander, Khawja
    Chen, Chunhong
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 327 - 330
  • [30] CMOS Reliability: From Discrete Device Degradation to Circuit Aging
    Nigam, Tanya
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,