Formal verification and validation with DEVS-Suite: OSPF Case study

被引:4
|
作者
Zengin, Ahmet [1 ]
Ozturk, Muhammed Maruf [1 ]
机构
[1] Sakarya Univ, Fac Technol, Dept Comp Engn, Sakarya, Turkey
关键词
Verification and validation; DEVS; DEVS-Suite; OSPF; Ns-2; SIMULATION;
D O I
10.1016/j.simpat.2012.05.013
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Validation is a degree of which how correct a model represents the behavior of its system counterpart from the perspective of intended use of the model. The degree of representation of the model or abstraction is determined by the modeler according to user demands and objectives. Whenever the modeler and simulation user's demands are satisfied, the model is considered as valid. In this paper, verification and validation of the DEVS models in DEVS-Suite environment are discussed. A case example called OSPF-DEVS simulator is applied and verification and validation tests are performed on it to show usefulness of DEVS formalism. Performed verification and validation tests are followed using a technique developed by Forrester and Senge. Particular attention is paid to reliability and maintainability in view of the state-of-the-art network simulator ns-2. Results are documented to lend confidence to simulation users and to show DEVS-Suite environment's capabilities not to increase model infrastructure. (C) 2012 Elsevier B.V. All rights reserved.
引用
收藏
页码:193 / 206
页数:14
相关论文
共 50 条
  • [41] Formal Verification of Medical CPS: A Laser Incision Case Study
    Geraldes, Andre A.
    Geretti, Luca
    Bresolin, Davide
    Muradore, Riccardo
    Fiorini, Paolo
    Mattos, Leonardo S.
    Villa, Tiziano
    ACM TRANSACTIONS ON CYBER-PHYSICAL SYSTEMS, 2018, 2 (04)
  • [42] Case study: modelization and formal verification of an emergency hospital service
    Santos, Carlos
    Ferreira, Carla
    Tribolet, Jose
    ACTAS DA 1A CONFERENCIA IBERICA DE SISTEMAS E TECNOLOGIAS DE INFORMACAO, VOL I, 2006, : 711 - 726
  • [43] Formal Verification of Full-Wave Rectifier: A Case Study
    Lata, Kusum
    Jamadagni, H. S.
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 1306 - 1309
  • [44] Domain-Adapted LLMs for VLSI Design and Verification: A Case Study on Formal Verification
    Liu, Mingjie
    Kang, Minwoo
    Hamad, Ghaith Bany
    Suhaib, Syed
    Ren, Haoxing
    2024 IEEE 42ND VLSI TEST SYMPOSIUM, VTS 2024, 2024,
  • [45] A Case Study of Systematic Top-down Design of Cyber-physical Models with Integrated Validation and Formal Verification
    Luckeneder, Christoph
    Kaindl, Hermann
    SAC '19: PROCEEDINGS OF THE 34TH ACM/SIGAPP SYMPOSIUM ON APPLIED COMPUTING, 2019, : 1828 - 1836
  • [46] Formal Verification for Validation of PSEEL's PLC Program
    Niang, Mohamed
    Philippot, Alexandre
    Gellot, Francois
    Coupat, Raphael
    Riera, Bernard
    Lefebvre, Sebastien
    ICINCO: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS - VOL 1, 2017, : 567 - 574
  • [47] Formal verification - Applications & case studies
    Rowe, M
    COMPUTER AIDED VERIFICATION, 1997, 1254 : 11 - 11
  • [48] Teaching software verification and validation course: A case study
    Mishra, Deepti, 1600, Tempus Publications (30):
  • [49] VERIFICATION AND VALIDATION METHOD IN COMPLEX SYSTEMS - CASE STUDY
    Alperin, Regina
    Manor, Eyal
    Leibowitz, Moti
    PROCEEDINGS OF THE 9TH BIENNIAL CONFERENCE ON ENGINEERING SYSTEMS DESIGN AND ANALYSIS - 2008, VOL 4, 2009, : 565 - 572
  • [50] Teaching Software Verification and Validation Course: A Case Study
    Mishra, Deepti
    Hacaloglu, Tuna
    Mishra, Alok
    INTERNATIONAL JOURNAL OF ENGINEERING EDUCATION, 2014, 30 (06) : 1476 - 1485