Formal verification and validation with DEVS-Suite: OSPF Case study

被引:4
|
作者
Zengin, Ahmet [1 ]
Ozturk, Muhammed Maruf [1 ]
机构
[1] Sakarya Univ, Fac Technol, Dept Comp Engn, Sakarya, Turkey
关键词
Verification and validation; DEVS; DEVS-Suite; OSPF; Ns-2; SIMULATION;
D O I
10.1016/j.simpat.2012.05.013
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Validation is a degree of which how correct a model represents the behavior of its system counterpart from the perspective of intended use of the model. The degree of representation of the model or abstraction is determined by the modeler according to user demands and objectives. Whenever the modeler and simulation user's demands are satisfied, the model is considered as valid. In this paper, verification and validation of the DEVS models in DEVS-Suite environment are discussed. A case example called OSPF-DEVS simulator is applied and verification and validation tests are performed on it to show usefulness of DEVS formalism. Performed verification and validation tests are followed using a technique developed by Forrester and Senge. Particular attention is paid to reliability and maintainability in view of the state-of-the-art network simulator ns-2. Results are documented to lend confidence to simulation users and to show DEVS-Suite environment's capabilities not to increase model infrastructure. (C) 2012 Elsevier B.V. All rights reserved.
引用
收藏
页码:193 / 206
页数:14
相关论文
共 50 条
  • [21] Integrated security verification and validation: Case study
    Ghindici, Dorina
    Grimaud, Gilles
    Simplot-Ryl, Isabelle
    Liu, Yanguo
    Traore, Issa
    31ST IEEE CONFERENCE ON LOCAL COMPUTER NETWORKS, PROCEEDINGS, 2006, : 1000 - +
  • [22] Using Formal Methods for Verification and Validation in Railway
    Reichl, Klaus
    Fischer, Tomas
    Tummeltshammer, Peter
    TESTS AND PROOFS, TAP 2016, 2016, 9762 : 3 - 13
  • [23] Tools for formal specification, verification, and validation of requirements
    Heitmeyer, C
    Kirby, J
    Labaw, B
    COMPASS '97 - ARE WE MAKING PROGRESS TOWARDS COMPUTER ASSURANCE?, 1997, : 35 - 47
  • [24] THE NEED FOR USABLE FORMAL METHODS IN VERIFICATION AND VALIDATION
    Gore, Ross
    Diallo, Saikou
    2013 WINTER SIMULATION CONFERENCE (WSC), 2013, : 1257 - 1268
  • [25] Formal Modeling and Verification for Domain Validation and ACME
    Bhargavan, Karthikeyan
    Delignat-Lavaud, Antoine
    Kobeissi, Nadim
    FINANCIAL CRYPTOGRAPHY AND DATA SECURITY, FC 2017, 2017, 10322 : 561 - 578
  • [26] Integrating formal specification and software verification and validation
    Duke, R
    Miller, T
    Strooper, P
    TEACHING FORMAL METHODS, PROCEEDINGS, 2004, 3294 : 124 - 139
  • [27] A DESCRIPTION OF A FORMAL VERIFICATION AND VALIDATION (FVV) PROCESS
    SMITH, B
    REESE, C
    LINDSAY, KS
    CRANE, B
    COMPASS 89 : PROCEEDINGS OF THE FOURTH ANNUAL CONFERENCE ON COMPUTER ASSURANCE: SYSTEMS INTEGRITY, SOFTWARE SAFETY AND PROCESS SECURITY, 1989, : 71 - 78
  • [28] A Framework for Formal Verification and Validation of Railway Systems
    Benabbi, Yannis
    RIGOROUS STATE-BASED METHODS, ABZ 2023, 2023, 14010 : 371 - 374
  • [29] Integrating Formal Verification and Assurance: An Inspection Rover Case Study
    Bourbouh, Hamza
    Farrell, Marie
    Mavridou, Anastasia
    Sljivo, Irfan
    Brat, Guillaume
    Dennis, Louise A.
    Fisher, Michael
    NASA FORMAL METHODS (NFM 2021), 2021, 12673 : 53 - 71
  • [30] A case study for formal verification of a Timing Co-Processor
    Rodrigues, Cristiano
    LATW: 2009 10TH LATIN AMERICAN TEST WORKSHOP, 2009, : 43 - 48