共 50 条
- [21] Integrated security verification and validation: Case study 31ST IEEE CONFERENCE ON LOCAL COMPUTER NETWORKS, PROCEEDINGS, 2006, : 1000 - +
- [22] Using Formal Methods for Verification and Validation in Railway TESTS AND PROOFS, TAP 2016, 2016, 9762 : 3 - 13
- [23] Tools for formal specification, verification, and validation of requirements COMPASS '97 - ARE WE MAKING PROGRESS TOWARDS COMPUTER ASSURANCE?, 1997, : 35 - 47
- [24] THE NEED FOR USABLE FORMAL METHODS IN VERIFICATION AND VALIDATION 2013 WINTER SIMULATION CONFERENCE (WSC), 2013, : 1257 - 1268
- [25] Formal Modeling and Verification for Domain Validation and ACME FINANCIAL CRYPTOGRAPHY AND DATA SECURITY, FC 2017, 2017, 10322 : 561 - 578
- [26] Integrating formal specification and software verification and validation TEACHING FORMAL METHODS, PROCEEDINGS, 2004, 3294 : 124 - 139
- [27] A DESCRIPTION OF A FORMAL VERIFICATION AND VALIDATION (FVV) PROCESS COMPASS 89 : PROCEEDINGS OF THE FOURTH ANNUAL CONFERENCE ON COMPUTER ASSURANCE: SYSTEMS INTEGRITY, SOFTWARE SAFETY AND PROCESS SECURITY, 1989, : 71 - 78
- [28] A Framework for Formal Verification and Validation of Railway Systems RIGOROUS STATE-BASED METHODS, ABZ 2023, 2023, 14010 : 371 - 374
- [29] Integrating Formal Verification and Assurance: An Inspection Rover Case Study NASA FORMAL METHODS (NFM 2021), 2021, 12673 : 53 - 71
- [30] A case study for formal verification of a Timing Co-Processor LATW: 2009 10TH LATIN AMERICAN TEST WORKSHOP, 2009, : 43 - 48