RNS implementation of FIR filters based on distributed arithmetic using field-programmable logic

被引：0

作者：

García, A ^{[1
]}

Meyer-Bäse, U ^{[1
]}

Lloris, A ^{[1
]}

Taylor, FJ ^{[1
]}

机构：

[1] Univ Granada, Dept Elect & Tecnol Comp, E-18071 Granada, Spain

来源：

ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI | 1999年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Field-programmable logic (FPL) densities and performance have steadily improved, allowing DSP solutions to be integrated on a single FPL chip. The primary limitation of FPLs, in DSP-centric applications, is their intrinsically weak arithmetic performance compared to DSP microprocessors and ASICs. In some cases, distributed arithmetic (DA) has been used to mask FPL arithmetic inadequacies. The Residue Number System (RNS) has demonstrated an ability to support high-bandwidth arithmetic with limited resources. This paper presents a methodology for merging distributed arithmetic with the residue number systems to achieve high-performance FPL solutions.

引用

页码：486 / 489

页数：4

共 50 条

[31] FIELD-PROGRAMMABLE LOGIC - A NEW MARKET FORCE
COLE, BC
ELECTRONICS, 1986, 59 (04): : 25 - 31
[32] Implementation of Petri nets using a field-programmable gate array
Yang, SK
Liu, TS
QUALITY AND RELIABILITY ENGINEERING INTERNATIONAL, 2000, 16 (02) : 99 - 116
[33] LOGIC SYNTHESIS FOR FIELD-PROGRAMMABLE GATE ARRAYS
HWANG, TT
OWENS, RM
IRWIN, MJ
WANG, KH
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (10) : 1280 - 1287
[34] Low power realization of FIR filters implemented using Distributed Arithmetic
Mehendale, M
Sinha, A
Sherlekar, SD
PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 151 - 156
[35] Improving area efficiency of FIR filters implemented using Distributed Arithmetic
Sinha, A
Mehendale, M
ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 104 - 109
[36] Low power and low leakage implementation of RNS FIR filters
Cardarilli, Gian Carlo
Del Re, Andrea
Nannarelli, Alberto
Re, Marco
2005 39TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2005, : 1620 - 1624
[37] Field-programmable biological circuits and configurable (bio)logic blocks for distributed biological computing
Moskon, Miha
Pusnik, Ziga
Zimic, Nikolaj
Mraz, Miha
COMPUTERS IN BIOLOGY AND MEDICINE, 2021, 128
[38] LOGIC SYNTHESIS FOR LIBRARY-BASED FIELD-PROGRAMMABLE GATE ARRAYS
HERMANN, M
ROHFLEISCH, B
SCHLICHTMANN, U
WURTH, B
AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1995, 49 (01): : 18 - 28
[39] Implementation of low-complexity FIR filters using serial arithmetic
Johansson, K
Gustafsson, O
Wanhammar, L
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1449 - 1452
[40] The FIR digital filter realization with the field programmable gate array in distributed arithmetic structure
Osebik, D
Kostanjevec, B
Jarc, B
Solar, M
Babic, R
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 1997, 27 (03): : 195 - 202

← 1 2 3 4 5 →