Etch challenges of low-k dielectrics

被引：0
|
作者：
Morey, I [1 ]
Asthana, A [1 ]
机构：
[1] Lam Res Corp, Fremont, CA 94538 USA
来源：
SOLID STATE TECHNOLOGY | 1999年 / 42卷 / 06期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Unit processes now exist to plasma etch the main categories of possible interconnect low-k dielectrics. Integration challenges and trade-offs remain for all films, though all can be etched within a dual-damascene process flow. Controllability and cost of the integrated process will determine material choice, since unit processes are relatively similar.
引用
收藏
页码：71 / +
页数：5
相关论文
共 50 条
  • [41] Sealing porous low-k dielectrics with silica
    de Rouffignac, P
    Li, ZW
    Gordon, RG
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2004, 7 (12) : G306 - G308
  • [42] Diffusion barriers for fluorinated low-k dielectrics
    Rensselaer Polytechnic Inst, Troy, United States
    Mater Res Soc Symp Proc, (197-202):
  • [43] Plasma modification of porous low-k dielectrics
    Le, QT
    Whelan, CM
    Struyf, H
    Bender, H
    Conard, T
    Brongersma, SH
    Boullart, W
    Vanhaelemeersch, S
    Maex, K
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2004, 7 (09) : F49 - F53
  • [44] Integration of Cu and low-k dielectrics:: effect of hard mask and dry etch on electrical performance of damascene structures
    Donaton, RA
    Coenegrachts, B
    Maenhoudt, M
    Pollentier, I
    Struyf, H
    Vanhaelemeersch, S
    Vos, I
    Meuris, M
    Fyen, W
    Beyer, G
    Tokei, Z
    Stucchi, M
    Vervoort, I
    De Roest, D
    Maex, K
    MICROELECTRONIC ENGINEERING, 2001, 55 (1-4) : 277 - 283
  • [45] Low-k etch/ash for copper Dual Damascene
    Suemasa, T
    Nishino, M
    Inazawa, K
    Vaidya, NB
    Nishimura, E
    CHALLENGES IN PROCESS INTEGRATION AND DEVICE TECHNOLOGY, 2000, 4181 : 281 - 286
  • [46] Impact of low-k structure and porosity on etch processes
    Darnon, Maxime
    Casiez, Nicolas
    Chevolleau, Thierry
    Dubois, Geraud
    Volksen, Willi
    Frot, Theo J.
    Hurand, Romain
    David, Thibaut L.
    Posseme, Nicolas
    Rochat, Nevine
    Licitra, Christophe
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2013, 31 (01):
  • [47] Industry challenges in post-etch cleaning chemistries for advanced copper/low-k applications
    Fury, NA
    THIN FILM MATERIALS, PROCESSES, AND RELIABILITY: PLASMA PROCESSING FOR THE 100 NM NODE AND COPPER INTERCONNECTS WITH LOW-K INTER-LEVEL DIELECTRIC FILMS, 2003, 2003 (13): : 311 - 319
  • [48] Current and future low-k dielectrics for Cu interconnects
    Kikkawa, T
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 253 - 256
  • [49] Advanced materials for microelectronics:: ferroelectric and low-k dielectrics
    Fragalà, I
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2002, 5 (2-3) : 63 - 63
  • [50] Process integration compatibility of low-k and ultra-low-k dielectrics
    Moore, D
    Carter, R
    Cui, H
    Burke, P
    McGrath, P
    Gu, SQ
    Gidley, D
    Peng, H
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2005, 23 (01): : 332 - 335
12345