A single chip motion JPEG codec LSI

被引：11

作者：

Okada, S ^{[1
]}

Matsuda, Y ^{[1
]}

Watanabe, T ^{[1
]}

Kondo, K ^{[1
]}

机构：

[1] SANYO ELECT CO LTD,MOS LSI DIV,GIFU 50301,JAPAN

来源：

IEEE TRANSACTIONS ON CONSUMER ELECTRONICS | 1997年 / 43卷 / 03期

关键词：

D O I：

10.1109/30.628651

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We have developed a single chip motion JPEG codec LSI that can compress and decompress VGA-size (640 pixels x 480 lines) JPEG images at the rate of 30 frames per second simply by connecting a single external buffer memory chip. The LSI can control compression ratio control technique to store a fixed number of images when there is limited memory capacity, and it compresses data stored in the frame buffer to enable high-speed signal processing without the use of high-speed image memory. The JPEG codec core is small (40,000 gates) and power consumption is low (220 mW), making it well suited to a wide range of image processing applications in consumer products.

引用

页码：418 / 422

页数：5

共 50 条

[41] NEW LSI SINGLE-CHIP ORGAN WITH SOLO AND ACCOMPANIMENT
RAVAGLIA, G
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1979, 25 (04) : 504 - 514
[42] System On Chip Project: Integration of a Motion-JPEG Video Decoder
Anghel, L.
Benabdenbi, M.
Petrot, F.
10TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2014, : 167 - 170
[43] An ASIC implementation of JPEG2000 codec
Liu, LB
Meng, HY
Zhang, L
Wang, ZH
CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 691 - 694
[44] A CUDA Implementation of DWT for JPEG 2000 Codec
Kurosaki, Masayuki
Matsuo, Masateru
Kuroki, Yoshimitsu
Nagao, Yuhei
Sai, Baiko
Ochi, Hiroshi
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (11) : 2358 - 2360
[45] A JPEG 2000 Codec Primer, Part II
Taylor, Stewart N.
Advanced Imaging, 2004, 19 (02) : 19 - 21
[46] A LOW-COST DESK-TOP VIDEOCONFERENCING CODEC - AN ADAPTIVE MOTION-JPEG DESIGN
HUANG, SY
WANG, JS
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1994, 40 (04) : 944 - 950
[47] Multigrain parallel processing for JPEG encoding on a single chip multiprocessor
Kodaka, T
Kimura, K
Kasahara, H
INTERNATIONAL WORKSHOP ON INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, 2002, : 57 - 63
[48] SINGLE JPEG CHIP CONSTITUTES IMAGE-COMPRESSION MILESTONE
WILSON, R
COMPUTER DESIGN, 1990, 29 (07): : 42 - &
[49] SIEMENS SINGLE-CHIP CODEC FILTER USES NO EXTERNAL COMPONENTS
GOSCH, J
ELECTRONICSWEEK, 1984, 57 (19): : 32 - &
[50] Single-chip MPEG-2 422P@HL CODEC LSI with multichip configuration for large scale processing beyond HDTV level
Iwasaki, Hiroe
Naganuma, Jiro
Nitta, Koyo
Nakamura, Ken
Yoshitome, Takeshi
Ogura, Mitsuo
Nakajima, Yasuyulci
Tashiro, Yutaka
Onishi, Takayuki
Ikeda, Mitsuo
Minami, Toshihiro
Endo, Makoto
Yashima, Yoshiyuki
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (09) : 1055 - 1059

← 1 2 3 4 5 →