The fatigue failure analysis of 3D SiP with Through Silicon Via

被引：0
|
作者：
Kang, Wenping [1 ]
He, Yang [1 ]
Zhu, Zhiyuan [1 ]
Miao, Min [1 ]
Chen, Jing [1 ]
Jin, Yufeng [1 ]
机构：
[1] Peking Univ, Natl Key Lab Sci & Technol Micro Nano Fabricat, Beijing 100871, Peoples R China
来源：
2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP) | 2011年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Three-dimensional (3D) die stacking based on the Through Silicon Via (TSV) is a promising new packaging technology for its high performance, multi functionality, relatively smaller chip size and lower cost etc. However, the application of TSV in 3D SiP will introduce lots of new problems regarding the reliability, such as thermal stress, deformation, fatigue failure In this study, the thermal-mechanical reliability of a TSV-enabled 3D chip stack is simulated with FEA. Various design parameters are discussed regarding the system reliability: the number of stacked chips, the thickness of stacked chips, interposer, the diameter of TSV and the micro bump, the height of micro bump and the distance between the TSV.
引用
收藏
页码：637 / 640
页数：4
相关论文
共 50 条
  • [41] Reliable Through Silicon Vias for 3D Silicon Applications
    Shapiro, M.
    Interrante, M.
    Andry, P.
    Dang, B.
    Tsang, C.
    Liptak, R.
    Griffith, J.
    Sprogis, E.
    Guerin, L.
    Truong, V.
    Berger, D.
    Knickerbocker, J.
    PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 63 - +
  • [42] Parallelization of the 3D SIP Algorithm
    Dierich, F.
    Wittig, K.
    Richter, A.
    Nikrityuk, P. A.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE OF NUMERICAL ANALYSIS AND APPLIED MATHEMATICS 2014 (ICNAAM-2014), 2015, 1648
  • [43] 2D and 3D imaging of fatigue failure mechanisms of 3D woven composites
    Yu, B.
    Bradley, R. S.
    Soutis, C.
    Hogg, P. J.
    Withers, P. J.
    COMPOSITES PART A-APPLIED SCIENCE AND MANUFACTURING, 2015, 77 : 37 - 49
  • [44] 3D TCAD Modeling For Stress Management In Through Silicon Via (TSV) Stacks
    Xu, Xiaopeng
    Karmarkar, Aditya
    STRESS MANAGEMENT FOR 3D ICS USING THROUGH SILICON VIAS: INTERNATIONAL WORKSHOP ON STRESS MANAGEMENT FOR 3D ICS USING THROUGH SILICON VIAS, 2011, 1378 : 53 - +
  • [45] Accurate Capacitance Modeling of 3D Capacitor Based on Coaxial Through Silicon Via
    Lei, Xinqing
    Dong, Gang
    Zhou, Ziyu
    2024 25TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2024,
  • [46] Effect of 3D Stack-Up Integration on Through Silicon Via Characteristics
    Dahl, David
    Ndip, Ivan
    Lang, Klaus-Dieter
    Schuster, Christian
    2017 IEEE 21ST WORKSHOP ON SIGNAL AND POWER INTEGRITY (SPI), 2017,
  • [47] 3D RGB Light Emitting Diodes Prepared by Through Silicon Via Technology
    Lu, Chun-Liang
    Chang, Shoou-Jinn
    Chen, Wei-Shou
    Hsueh, Ting-Jen
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2018, 7 (09) : R156 - R159
  • [48] Reliability studies of a through via silicon stacked module for 3D microsystem packaging
    Yoon, Seung Wook
    Witarsa, David
    Lim, Samuel Yak Long
    Ganesh, Vetrivel
    Viswanath, Akella G. K.
    Chai, Tai Chong
    Navas, Khan O.
    Kripesh, Vaidyanathan
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1449 - +
  • [49] 3D Stacked IC Demonstration using a Through Silicon Via First Approach
    Van Olmen, J.
    Mercha, A.
    Katti, G.
    Huyghebaert, C.
    Van Aelst, J.
    Seppala, E.
    Chao, Zhao
    Armini, S.
    Vaes, J.
    Teixeira, R. Cotrin
    Van Cauwenberghe, M.
    Verdonck, P.
    Verhemeldonck, K.
    Jourdain, A.
    Ruythooren, W.
    de ten Broeck, M. de Potter
    Opdebeeck, A.
    Chiarella, T.
    Parvais, B.
    Debusschere, I.
    Hoffmann, T. Y.
    De Wachter, B.
    Dehaene, W.
    Stucchi, M.
    Rakowski, M.
    Soussan, Ph.
    Cartuyvels, R.
    Beyne, E.
    Biesemans, S.
    Swinnen, B.
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 603 - +
  • [50] Thermal aware Graphene Based Through Silicon Via Design for 3D IC
    Hossain, Nahid M.
    Hossain, MunEm
    Bin Yousuf, Abdul Hamid
    Chowdhury, Masud H.
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
12345