The fatigue failure analysis of 3D SiP with Through Silicon Via

被引：0
|
作者：
Kang, Wenping [1 ]
He, Yang [1 ]
Zhu, Zhiyuan [1 ]
Miao, Min [1 ]
Chen, Jing [1 ]
Jin, Yufeng [1 ]
机构：
[1] Peking Univ, Natl Key Lab Sci & Technol Micro Nano Fabricat, Beijing 100871, Peoples R China
来源：
2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP) | 2011年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Three-dimensional (3D) die stacking based on the Through Silicon Via (TSV) is a promising new packaging technology for its high performance, multi functionality, relatively smaller chip size and lower cost etc. However, the application of TSV in 3D SiP will introduce lots of new problems regarding the reliability, such as thermal stress, deformation, fatigue failure In this study, the thermal-mechanical reliability of a TSV-enabled 3D chip stack is simulated with FEA. Various design parameters are discussed regarding the system reliability: the number of stacked chips, the thickness of stacked chips, interposer, the diameter of TSV and the micro bump, the height of micro bump and the distance between the TSV.
引用
收藏
页码：637 / 640
页数：4
相关论文
共 50 条
  • [21] 3D Sensor Application with Open Through Silicon Via Technology
    Kraft, J.
    Schrank, F.
    Teva, J.
    Siegert, J.
    Koppitsch, G.
    Cassidy, C.
    Wachmann, E.
    Altmann, F.
    Brand, S.
    Schmidt, C.
    Petzold, M.
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 560 - 566
  • [22] Thermal assessment of copper through silicon via in 3D IC
    Shin, Younhwan
    Kim, Sarah Eunkyung
    Kim, Sungdong
    MICROELECTRONIC ENGINEERING, 2016, 156 : 2 - 5
  • [23] 3D Modeling and Electrical Characteristics of Through-Silicon-Via (TSV) in 3D Integrated Circuits
    Liang, Lei
    Miao, Min
    Li, Zhensong
    Xu, Shufang
    Zhang, Yuexia
    Zhang, Xiaoqing
    2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 471 - 475
  • [24] Thermal Stress Analysis and Design Guidelines for Through Silicon Via Structure in 3D IC Integration
    Zhang, Yuanxiang
    Wang, Jiankun
    Yu, Sijia
    2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 883 - 885
  • [25] A Scalable Electrical Model for 3D IC with Through-Silicon Via
    Wu, Mei-Ling
    Chen, You-Yi
    JOURNAL OF THE CHINESE SOCIETY OF MECHANICAL ENGINEERS, 2016, 37 (06): : 635 - 645
  • [26] Overview and outlook of through-silicon via (TSV) and 3D integrations
    Lau, John H.
    MICROELECTRONICS INTERNATIONAL, 2011, 28 (02) : 8 - 22
  • [27] Role of Through Silicon Via in 3D Integration: Impact on Delay and Power
    Chandrakar, Shivangi
    Gupta, Deepika
    Majumder, Manoj Kumar
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (03)
  • [28] Novel Through-Silicon Via Technologies for 3D System Integration
    Thadesar, Paragkumar A.
    Dembla, Ashish
    Brown, Devin
    Bakir, Muhannad S.
    PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2013,
  • [29] Investigation of different methods for isolation in through silicon via for 3D integration
    Sage, Stephane
    John, Peggy
    Dobritz, Stephan
    Boernge, Jochen
    Vitiello, Julien
    Boettcher, Matthias
    MICROELECTRONIC ENGINEERING, 2013, 107 : 61 - 64
  • [30] Thermal Management of 3D IC Integration with TSV (Through Silicon Via)
    Lau, John H.
    Yue, Tang Gong
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 635 - +
12345