The fatigue failure analysis of 3D SiP with Through Silicon Via

被引：0
|
作者：
Kang, Wenping [1 ]
He, Yang [1 ]
Zhu, Zhiyuan [1 ]
Miao, Min [1 ]
Chen, Jing [1 ]
Jin, Yufeng [1 ]
机构：
[1] Peking Univ, Natl Key Lab Sci & Technol Micro Nano Fabricat, Beijing 100871, Peoples R China
来源：
2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP) | 2011年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Three-dimensional (3D) die stacking based on the Through Silicon Via (TSV) is a promising new packaging technology for its high performance, multi functionality, relatively smaller chip size and lower cost etc. However, the application of TSV in 3D SiP will introduce lots of new problems regarding the reliability, such as thermal stress, deformation, fatigue failure In this study, the thermal-mechanical reliability of a TSV-enabled 3D chip stack is simulated with FEA. Various design parameters are discussed regarding the system reliability: the number of stacked chips, the thickness of stacked chips, interposer, the diameter of TSV and the micro bump, the height of micro bump and the distance between the TSV.
引用
收藏
页码：637 / 640
页数：4
相关论文
共 50 条
  • [1] Drop analysis of 3D SiP with Through Silicon Via
    Yao, Ruixia
    Li, Tenghui
    Huang, Pengfei
    Su, Fei
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 1157 - 1162
  • [2] Vibration and drop analysis of 3D SiP with Through Silicon Via
    He, Yang
    Zhu, Zhiyuan
    Wang, GuanJiang
    Zhu, Yunhui
    Shi, Guangyi
    Miao, Min
    Chen, Jing
    Jin, Yufeng
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 827 - 832
  • [3] Thermal Stresses around Void in Through Silicon Via in 3D SiP
    Kinoshita, Takahiro
    Sugiura, Tomoya
    Kawakami, Takashi
    Matsumoto, Keiji
    Kohara, Sayuri
    Orii, Yasumitsu
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2014, : 105 - 108
  • [4] THERMAL STRESS AND FAILURE LOCATION ANALYSIS FOR THROUGH SILICON VIA IN 3D INTEGRATION
    Tsai, H-Y.
    Kuo, C-W.
    JOURNAL OF MECHANICS, 2016, 32 (01) : 47 - 53
  • [5] Microfabrication of Through Silicon Vias (TSV) for 3D SiP
    Liao, Hongguang
    Miao, Min
    Wan, Xin
    Jin, Yufeng
    Zhao, Liwei
    Li, Bohan
    Zhu, Yuhui
    Sun, Xin
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1191 - +
  • [6] THERMAL STRESS OF THROUGH SILICON VIAS AND SI CHIPS IN 3D SIP
    Kinoshita, Takahiro
    Kawakami, Takashi
    Hori, Tatsuhiro
    Matsumoto, Keiji
    Kohara, Sayuri
    Orii, Yasumitsu
    Yamada, Fumiaki
    Kada, Morihiro
    PROCEEDINGS OF THE ASME PACIFIC RIM TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC SYSTEMS, MEMS AND NEMS 2011, VOL 1, 2012, : 325 - +
  • [7] THERMAL ANALYSIS AND THERMAL OPTIMIZATION OF THROUGH SILICON VIA IN 3D IC
    Fu, Jingyan
    Hou, Ligang
    Lu, Bo
    Wang, Jinhui
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [8] Review on the through Silicon Via Technology in the 3D-system in Package (3D-SiP)
    Wang, Meiyu
    Zhang, Haobo
    Hu, Weibo
    Mei, Yunhui
    Jixie Gongcheng Xuebao/Journal of Mechanical Engineering, 2024, 60 (19): : 261 - 276
  • [9] Novel Through-silicon Via Technique for 2d/3d SiP and Interposer in Low-resistance Applications
    Nilsson, P.
    Ljunggren, A.
    Thorslund, R.
    Hagstrom, M.
    Lindskog, V.
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1796 - 1801
  • [10] Coupling Analysis of Through-Silicon Via (TSV) Arrays in Silicon Interposers for 3D Systems
    Xie, Biancun
    Swaminathan, Madhavan
    Han, Ki Jin
    Xie, Jianyong
    2011 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2011, : 16 - 21
12345