High performance reversed nested Miller frequency compensation

被引：46

作者：

Biabanifard, Sadegh ^{[1
]}

Largani, S. Mehdi ^{[1
]}

Akbari, Meysam ^{[2
]}

Asadi, Shahrooz ^{[3
]}

Yagoub, Mustapha C. E. ^{[4
]}

机构：

[1] Iran Analog Res Grp, Microelect Lab, Tehran, Iran

[2] Shahid Beheshti Univ, Microelect Lab, GC, Tehran, Iran

[3] Shahid Beheshti Univ, Dept Commun Engn, GC, Tehran, Iran

[4] Univ Ottawa, Sch Elect Engn & Comp Sci, Ottawa, ON, Canada

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2015年 / 85卷 / 01期

关键词：

Compensation frequency; RNMC; ACBC; AFFC; CMOSOTA; VOLTAGE BUFFER; DESIGN;

D O I：

10.1007/s10470-015-0616-x

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents an enhanced technique to improve frequency compensation in three stages operational transconductance amplifiers (OTA). Based on the reversed nested Miller technique, it uses a current subtractor in the common node of the Miller capacitors, thus significantly improving the gain-band width product (GBW) while ensuring unconditional stability and removing the feed forward path. Also, compared to other existing frequency compensation techniques such as AC boosting compensation or active feedback frequency compensation, the proposed approach exhibits better figure of merits with less power consumption. The simulations of a three-stage OTA with 100 pF capacitive load exhibited 5 pF of total compensation capacitors, 63A degrees phase margin and 4.75 MHz as GBW.

引用

页码：223 / 233

页数：11

共 50 条

[31] A 1-V Fully Differential Amplifier with Buffered Nested-Miller Compensation
Shen, Meng-Hung
Wang, Po-Min
Wang, Li-Wen
Huang, Po-Chiun
2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 309 - 312
[32] The noise performance of CMOS Miller operational transconductance amplifiers with embedded current-buffer frequency compensation
Grasso, Alfio Dario
Palumbo, Gaetano
Pennisi, Salvatore
Sansen, Willy
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2017, 45 (04) : 457 - 465
[33] Design methodology of Miller frequency compensation with current buffer/amplifier
Aloisi, W.
Palumbo, G.
Pennisi, S.
IET CIRCUITS DEVICES & SYSTEMS, 2008, 2 (02) : 227 - 233
[34] Nested feed-forward Gm-stage and nulling resistor plus nested-miller compensation for multistage amplifiers
Peng, XH
Sansen, W
PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2002, : 329 - 332
[35] SETTLING TIME MINIMIZATION OF THREE-STAGE CROSSED FEEDFORWARD REVERSED NESTED-MILLER AMPLIFIER
Dizabadi, Hassan Ramezannejad
Abbaszade, Saber
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2012, 21 (07)
[36] Optimum nested Miller compensation for low-voltage low-power CMOS amplifier design
Leung, KN
Mok, PKT
Ki, WH
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 616 - 619
[37] A Low-Dropout Linear Regulator with Nested Miller Compensation in 65-nm SOI CMOS
Du, Jiancong
Li, Zhiqun
Wang, Xiaowei
2024 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY, ICICDT 2024, 2024,
[38] Optimum nested Miller compensation for low-voltage low-power CMOS amplifier design
Leung, Ka Nang
Mok, Philip K.T.
Ki, Wing Hung
Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 2
[39] A 100-MHz 100 dB operational amplifier with multipath nested Miller compensation structure - Reply
Huijsing, JH
Eschauzier, RJH
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (05) : 753 - 754
[40] Current-Mirror Miller Compensation: An Improved Frequency Compensation Technique for Two-Stage Amplifiers
Tan, Min
Ki, Wing-Hung
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,

← 1 2 3 4 5 →