High performance reversed nested Miller frequency compensation

被引：46

作者：

Biabanifard, Sadegh ^{[1
]}

Largani, S. Mehdi ^{[1
]}

Akbari, Meysam ^{[2
]}

Asadi, Shahrooz ^{[3
]}

Yagoub, Mustapha C. E. ^{[4
]}

机构：

[1] Iran Analog Res Grp, Microelect Lab, Tehran, Iran

[2] Shahid Beheshti Univ, Microelect Lab, GC, Tehran, Iran

[3] Shahid Beheshti Univ, Dept Commun Engn, GC, Tehran, Iran

[4] Univ Ottawa, Sch Elect Engn & Comp Sci, Ottawa, ON, Canada

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2015年 / 85卷 / 01期

关键词：

Compensation frequency; RNMC; ACBC; AFFC; CMOSOTA; VOLTAGE BUFFER; DESIGN;

D O I：

10.1007/s10470-015-0616-x

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents an enhanced technique to improve frequency compensation in three stages operational transconductance amplifiers (OTA). Based on the reversed nested Miller technique, it uses a current subtractor in the common node of the Miller capacitors, thus significantly improving the gain-band width product (GBW) while ensuring unconditional stability and removing the feed forward path. Also, compared to other existing frequency compensation techniques such as AC boosting compensation or active feedback frequency compensation, the proposed approach exhibits better figure of merits with less power consumption. The simulations of a three-stage OTA with 100 pF capacitive load exhibited 5 pF of total compensation capacitors, 63A degrees phase margin and 4.75 MHz as GBW.

引用

页码：223 / 233

页数：11

共 50 条

[21] High Gain and High CMRR Two-Stage Folded Cascode OTA with Nested Miller Compensation
Akbari, Meysam
Hashemipour, Omid
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (04)
[22] Nested Miller compensation in low-power CMOS design
Leung, K.N.
Mok, P.K.T.
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001, 48 (04): : 388 - 394
[23] Nested Miller compensation in low-power CMOS design
Leung, KN
Mok, PKT
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2001, 48 (04) : 388 - 394
[24] Nested Miller Active-Capacitor Frequency Compensation for Low-Power Three-stage Amplifiers
Ma, H. F.
Zhou, F.
EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 21 - 24
[25] Nested Miller Compensation Using Current Buffers for Multi-stage Amplifiers
Garimella, Annajirao
Rashid, M. Wasequr
Furth, Paul M.
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
[26] Low-dropout regulator design using Reverse Nested Miller compensation
Lei Qianqian
Yu Ningmei
Yang Yuan
Xi Gang
2015 IEEE 2ND INTERNATIONAL FUTURE ENERGY ELECTRONICS CONFERENCE (IFEEC), 2015,
[27] Single Miller frequency compensation: Three stage CMOS
Rezaei, Ilghar
Zanjani, Masoud Soltani
Khani, Amir Ali Mohammad
Biabanifard, Ali
Memories - Materials, Devices, Circuits and Systems, 2023, 4
[28] Design procedures for three-stage CMOS OTAs with nested-Miller compensation
Cannizzaro, Salvatore Omar
Grasso, Alfio Dario
Mita, Rosario
Palumbo, Gaetano
Pennisi, Salvatore
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (05) : 933 - 940
[29] Reverse Nested Miller Compensation Using Current Buffers in a Three-Stage LDO
Garimella, Annajirao
Rashid, M. Wasequr
Furth, Paul M.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (04) : 250 - 254
[30] Nested Miller compensation capacitor sizing rules for fast-settling amplifier design
Pugliese, A
Cappuccino, G
Cocorullo, G
ELECTRONICS LETTERS, 2005, 41 (10) : 573 - 575

← 1 2 3 4 5 →