Seeking Low-Power Synchronous/Asynchronous Systems: A FIR Implementation Case Study

被引:0
|
作者
Skaf, Ali [1 ]
Simatic, Jean [2 ,3 ]
Fesquet, Laurent [2 ,3 ]
机构
[1] Syrian Private Univ, Damascus, Syria
[2] Univ Grenoble Alpes, TIMA Lab, F-38031 Grenoble, France
[3] CNRS, TIMA Lab, F-38031 Grenoble, France
关键词
low-power embedded systems; IoT; optimized synchronous design; event-driven sampling; asynchronous circuits;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Seeking low-power consumption high-performance embedded systems has been at the center of interest for researchers around the world for the last decades, especially with the recent boom of different hand-held battery-operated mobile connected devices. The new trends and needs of faster, smarter and smaller internet connected systems, also known as the IoT, require developing very-low power embedded systems including actuators, sensors and signal processors. In this paper, we focus on the architecture optimization efforts to reduce the required activity using the FIR filter as a demonstration example. The new optimized implementation of the FIR filter was compared with other synchronous and asynchronous FIR filter versions realized using the ALPS framework developed at TIMA laboratory. The obtained FIR architecture exhibits 43% less area and up to 61% power consumption reduction compared to the best previous synchronous implementation. We plan to use these results to improve the automatically generated datapath of the high-level synthesis tool of our framework (ALPS-HLS).
引用
收藏
页码:581 / 584
页数:4
相关论文
共 50 条
  • [1] Automatic FSM synthesis for low-power mixed synchronous/asynchronous implementation
    Oelmann, B
    Tammemäe, K
    Kruus, M
    O'Nils, M
    VLSI DESIGN, 2001, 12 (02) : 167 - 186
  • [2] Implementation of a Low-Power FPGA Based on Synchronous/Asynchronous Hybrid Architecture
    Ishihara, Shota
    Tsuchiya, Ryoto
    Komatsu, Yoshiya
    Hariyama, Masanori
    Kameyama, Michitaka
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (10): : 1669 - 1679
  • [3] A low-power asynchronous VLSI FIR filter
    Bartlett, VA
    Grass, E
    2001 CONFERENCE ON ADVANCED RESEARCH IN VLSI, PROCEEDINGS, 2001, : 29 - 39
  • [4] Design and implementation of low-power asynchronous
    Ma, Yi-Di
    Hou, Jian-Jun
    Ma, Yuan-Yuan
    Beijing Jiaotong Daxue Xuebao/Journal of Beijing Jiaotong University, 2006, 30 (02): : 61 - 64
  • [5] Degrading Precision Arithmetics for Low-power FIR Implementation
    Albicocco, Pietro
    Cardarilli, Gian Carlo
    Nannarelli, Alberto
    Petricca, Massimo
    Re, Marco
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [6] A low-power globally synchronous locally asynchronous FFT processor
    Li, Yong
    Wang, Zhiying
    Ruan, Jian
    Dai, Kui
    HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, 2007, 4782 : 168 - 179
  • [7] A low-power asynchronous data-path for a FIR filter bank
    Nielsen, LS
    Sparso, J
    SECOND INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1996, : 197 - 207
  • [8] Low-power coefficient segmentation algorithm for FIR filter implementation
    Erdogan, AT
    Arslan, T
    ELECTRONICS LETTERS, 1998, 34 (19) : 1817 - 1819
  • [9] Low-power implementation of an encryption/decryption system with asynchronous techniques
    Sklavos, N
    Papakonstantinou, A
    Theoharis, S
    Koufopavlou, O
    VLSI DESIGN, 2002, 15 (01) : 455 - 468
  • [10] Architectural optimization for low-power nonpipelined asynchronous systems
    Plana, LA
    Nowick, SM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (01) : 56 - 65