Floating-Gate a-Si:H TFT Nonvolatile Memories

被引:0
|
作者
Kuo, Yue [1 ]
Nominanda, Helinda [1 ]
机构
[1] Texas A&M Univ, Thin Film Nano & Microelect Res Lab, College Stn, TX 77843 USA
关键词
D O I
暂无
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Charge and discharge phenomena of the floating-gate amorphous silicon thin film transistor have been studied under dynamic operation conditions. The charge storage capacity decreases with the increase of the drain voltage because it is easier for electrons to be transported to the drain electrode than to be injected into the gate dielectric layer. The discharge efficiency with respect to the drain voltage has been investigated using three different discharge methods: negative gate bias voltage, light exposure, and thermal annealing, separately. The channel length affected both the charge capacity and the discharge efficiency due to the charge storage mechanism and the channel resistance. Majority of the stored charges were removed with the above method through various mechanisms. The low temperature favors the charge storage but the high temperature favors the discharge. This study revealed key parameters for the optimum operation of the low temperature fabricated nonvolatile memory device.
引用
收藏
页码:231 / 239
页数:9
相关论文
共 50 条
  • [31] Integrated gate driver circuit using a-Si TFT
    Wei, Chun-Ching
    Lin, Wei-Chung
    Lo, Shih-Hsun
    Chang, Chun-Jong
    Wu, Yang-En
    IDW/AD '05: PROCEEDINGS OF THE 12TH INTERNATIONAL DISPLAY WORKSHOPS IN CONJUNCTION WITH ASIA DISPLAY 2005, VOLS 1 AND 2, 2005, : 1023 - 1025
  • [32] Synthesis and characterization of aerosol silicon nanocrystal nonvolatile floating-gate memory devices
    Ostraat, ML
    De Blauwe, JW
    Green, ML
    Bell, LD
    Brongersma, ML
    Casperson, J
    Flagan, RC
    Atwater, HA
    APPLIED PHYSICS LETTERS, 2001, 79 (03) : 433 - 435
  • [33] Floating-Gate Nonvolatile Memory With Ultrathin 5-nm Tunnel Oxide
    Ma, Yanjun
    Deng, Rui
    Nguyen, H.
    Wang, Bin
    Pesavento, Alberto
    Niset, M.
    Paulsen, Ron
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (12) : 3476 - 3481
  • [34] Intrinsic mismatch between floating-gate nonvolatile memory cell and equivalent transistor
    Duane, Russell
    Rafhay, Quentin
    Beug, M. Florian
    van Duuren, Michiel
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (05) : 440 - 442
  • [35] Organic transistor nonvolatile memory with an integrated molecular floating-gate/tunneling layer
    Xu, Ting
    Guo, Shuxu
    Xu, Meili
    Li, Shizhang
    Xie, Wenfa
    Wang, Wei
    APPLIED PHYSICS LETTERS, 2018, 113 (24)
  • [36] Electronic properties of floating bonds in a-Si and a-Si:H
    Fornari, M
    Peressi, M
    de Gironcoli, S
    Baldereschi, A
    PROCEEDINGS OF THE VII ITALIAN-SWISS WORKSHOP ADVANCES IN COMPUTATIONAL MATERIALS SCIENCE II, 1998, 61 : 79 - 86
  • [37] Solution Processed Organic Transistor Nonvolatile Memory With a Floating-Gate of Carbon Nanotubes
    Wang, Guodong
    Liu, Xiaolian
    Wang, Wei
    IEEE ELECTRON DEVICE LETTERS, 2018, 39 (01) : 111 - 114
  • [38] Nonvolatile Memory With Ge/Si Heteronanocrystals as Floating Gate
    Li, Bei
    Liu, Jianlin
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (02) : 284 - 290
  • [39] Application of high temperature deposited aluminum gate electrode to the fabrication of a-Si:H TFT
    Shih, PS
    Chang, TC
    Chen, SM
    Feng, MS
    Peng, DZ
    Chang, CY
    SURFACE & COATINGS TECHNOLOGY, 1998, 108 (1-3): : 588 - 593
  • [40] Application of high temperature deposited aluminum gate electrode to the fabrication of a-Si:H TFT
    Shih, P.S.
    Chang, T.C.
    Chen, S.M.
    Feng, M.S.
    Peng, D.Z.
    Chang, C.Y.
    Surface and Coatings Technology, 1998, 108-109 (1-3): : 588 - 593