Floating-Gate a-Si:H TFT Nonvolatile Memories

被引:0
|
作者
Kuo, Yue [1 ]
Nominanda, Helinda [1 ]
机构
[1] Texas A&M Univ, Thin Film Nano & Microelect Res Lab, College Stn, TX 77843 USA
关键词
D O I
暂无
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
Charge and discharge phenomena of the floating-gate amorphous silicon thin film transistor have been studied under dynamic operation conditions. The charge storage capacity decreases with the increase of the drain voltage because it is easier for electrons to be transported to the drain electrode than to be injected into the gate dielectric layer. The discharge efficiency with respect to the drain voltage has been investigated using three different discharge methods: negative gate bias voltage, light exposure, and thermal annealing, separately. The channel length affected both the charge capacity and the discharge efficiency due to the charge storage mechanism and the channel resistance. Majority of the stored charges were removed with the above method through various mechanisms. The low temperature favors the charge storage but the high temperature favors the discharge. This study revealed key parameters for the optimum operation of the low temperature fabricated nonvolatile memory device.
引用
收藏
页码:231 / 239
页数:9
相关论文
共 50 条
  • [21] Numerical approach for retention characteristics of double floating-gate memories
    Tanamoto, Tetsufumi
    Muraoka, Kouichi
    APPLIED PHYSICS LETTERS, 2010, 96 (02)
  • [22] Nonvolatile floating-gate memory programming enhancement using well bias
    Makwana, JJ
    Schroder, DK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (02) : 258 - 262
  • [23] DIFMOS - FLOATING-GATE ELECTRICALLY ERASABLE NONVOLATILE SEMICONDUCTOR MEMORY TECHNOLOGY
    GOSNEY, WM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1977, 24 (05) : 594 - 599
  • [24] Performance Comparison of Different Organic Molecular Floating-Gate Memories
    Paydavosi, Sarah
    Abdu, Hassen
    Supran, Geoffrey J.
    Bulovic, Vladimir
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (03) : 594 - 599
  • [25] A Compact Bi-Direction Scannable a-Si:H TFT Gate Driver
    Liao, Congwei
    Hu, Zhijin
    Dai, David
    Chung, Smart
    Jen, T. S.
    Zhang, Shengdong
    JOURNAL OF DISPLAY TECHNOLOGY, 2015, 11 (01): : 3 - 5
  • [26] Fully wet Cu gate metallization process for a-Si:H TFT device
    Wu, Chien-Wei
    Liao, Jui-Chih
    Chien, Chia-Yi
    Liu, Sai-Chang
    Yang, Cheng-Tzu
    Liang, Shuo-Wei
    Chen, Po-Chiu
    Wang, Min-Chuang
    IDMC'07: PROCEEDINGS OF THE INTERNATIONAL DISPLAY MANUFACTURING CONFERENCE 2007, 2007, : 526 - +
  • [27] One step a-Si:H TFT'S with PECVD SiOxNy gate insulator
    Albertin, K. F.
    Pereyra, I.
    REVISTA MEXICANA DE FISICA, 2006, 52 (02) : 83 - 85
  • [28] Nonvolatile Floating-Gate Memories Based on Stacked Black Phosphorus-Boron Nitride-MoS2 Heterostructures
    Li, Dong
    Wang, Xiaojuan
    Zhang, Qichong
    Zou, Liping
    Xu, Xiangfan
    Zhang, Zengxing
    ADVANCED FUNCTIONAL MATERIALS, 2015, 25 (47) : 7360 - 7365
  • [29] Thermal instability of a-Si:H TFT
    Wu, Pollo
    Lin, Y. M.
    Chen, Stephen Hsin-Li
    IDMC'07: PROCEEDINGS OF THE INTERNATIONAL DISPLAY MANUFACTURING CONFERENCE 2007, 2007, : 579 - 580
  • [30] Semi floating-gate S/H circuits
    Jensen, Rene
    Berg, Yngvar
    Lomsdalen, Johannes G.
    Norchip 2005, Proceedings, 2005, : 176 - 179