Hybrid DDS-PLL Frequency Synthesizer with Reference Clock Modulation

被引：2

作者：

Sajic, S. ^{[1
]}

Maletic, N. ^{[1
]}

Sunjevaric, M. ^{[2
]}

Todorovic, B. M. ^{[2
]}

机构：

[1] Univ Banja Luka, Fac Elect Engn, Banja Luka, Bosnia & Herceg

[2] Inst Comp Based Syst, RT RK, Novi Sad, Serbia

来源：

FREQUENZ | 2013年 / 67卷 / 7-8期

关键词：

DDS; modulation; PLL; reference clock; synthesizer;

D O I：

10.1515/freq-2012-0114

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A scheme of frequency synthesizer with radio frequency modulation using reference clock is proposed, implemented and tested. The synthesizer is based on direct digital synthesis (DDS) and phase locked loop (PLL). The proposed hybrid scheme offers a new approach in frequency modulation of the DDS output signal by modulating the signal used as a reference clock for DDS. The results of measurement confirm a high performance of the proposed scheme.

引用

页码：233 / 236

页数：4

共 50 条

[41] Design of serial input PLL frequency synthesizer
Deng, YX
Yu, GW
2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 209 - 212
[42] PLL frequency synthesizer with an auxiliary programmable divider
Sumi, Y
Obote, S
Kitai, N
Furuhashi, R
Matsuda, Y
Fukui, Y
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 532 - 536
[43] Design of an integrated CMOS PLL frequency synthesizer
Sinha, S
11TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, PROCEEDINGS, 2002, : 220 - 224
[44] A SELF-FREQUENCY PRESET PLL SYNTHESIZER
SEKI, K
KATO, S
IEICE TRANSACTIONS ON COMMUNICATIONS, 1993, E76B (05) : 473 - 479
[45] Adaptive DDS-PLL Beamsteering Architecture based on Real-Time Angle-of-Arrival Estimation
Florio, Antonello
Coviello, Giuseppe
Talarico, Claudio
Avitabile, Gianfranco
2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024, 2024, : 628 - 631
[46] The mathematical model of noise characteristics of a direct digital synthesizer with the built-in multiplier of clock frequency on PLL
Romashov, V. V.
Doctorov, A. N.
Romashova, L. V.
2015 INTERNATIONAL SIBERIAN CONFERENCE ON CONTROL AND COMMUNICATIONS (SIBCON), 2015,
[47] PLL frequency synthesizer for low power consumption
Sumi, Y
Syoubu, K
Tsuda, K
Obote, S
Fukui, Y
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1997, E80A (03) : 461 - 465
[48] PLL as the Frequency Synthesizer with Continuous Phase Divider
Raicevic, A. M.
Popovic, B. M.
ELEKTRONIKA IR ELEKTROTECHNIKA, 2009, (05) : 47 - 50
[49] PLL frequency synthesizer with binary phase comparison
Obote, S
Sumi, Y
Kitai, N
Fukui, Y
Itoh, Y
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2000, E83A (03) : 427 - 434
[50] Fully integrated clock generating PLL using low frequency reference signal
Aaltonen, L
Saukoski, M
Halonen, K
BEC 2004: PROCEEDING OF THE 9TH BIENNIAL BALTIC ELECTRONICS CONFERENCE, 2004, : 87 - 90

← 1 2 3 4 5 →