Unified Inductance Calculations for On-Chip Planar Spirals

被引:1
|
作者
Xie, Shuangwen [1 ,2 ]
Fu, Jun [1 ,2 ]
机构
[1] Tsinghua Univ, Sch Integrated Circuits, Beijing, Peoples R China
[2] Tsinghua Univ, BNRist, Beijing, Peoples R China
关键词
on-chip planar inductors; inductance calculations; unified form; integrated circuit design;
D O I
10.1109/ICECS202256217.2022.9971015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Four unified calculations with only coefficients dependent are proposed for the DC inductance of common on-chip spirals of square, hexagon, octagon and circle. The first two algorithms are based on the derivation of Neumann integral, which evaluate the inductance according to turns rather than discrete segments. The latter two expressions are obtained from a simple modification of published expressions by considering the metal thickness. An automatic script is employed to generate hundreds of thousands of inductor layouts for electromagnetic (EM) simulation. By comparison with the simulated predictions, the proposed calculations show typical errors within around 1-3%, which are competitive for the modeling, design and optimization of integrated inductors.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] Analysis of RF flip-chip on-chip inductance with novel measurement technology
    Lee, GA
    Megahed, M
    De Flaviis, F
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1253 - 1257
  • [42] Design and Measurement of an Inductance-Oscillator for Analyzing On-Chip Inductance Impact on Wire Delay
    Takashi Sato
    Hiroo Masuda
    Analog Integrated Circuits and Signal Processing, 2005, 42 : 209 - 217
  • [43] Design and measurement of an inductance-oscillator for analyzing inductance impact on on-chip interconnect delay
    Sato, T
    Masuda, H
    4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 395 - 400
  • [44] Design and measurement of an inductance-oscillator for analyzing on-chip inductance impact on wire delay
    Sato, T
    Masuda, H
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2005, 42 (03) : 209 - 217
  • [45] A Unified Framework for Error Correction in On-Chip Memories
    Sala, Frederic
    Duwe, Henry
    Dolecek, Lara
    Kumar, Rakesh
    2016 46TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS WORKSHOPS (DSN-W), 2016, : 268 - 274
  • [46] Unified On-chip Memory Allocation for SIMT Architecture
    Hayes, Ari B.
    Zhang, Eddy Z.
    PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, (ICS'14), 2014, : 293 - 302
  • [47] Inductance Modeling for On-chip interconnects using Elevated coplanar waveguide
    Ranjithkumar, R.
    Rajaram, S.
    Raju, S.
    Abhaikumar, V.
    2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 195 - +
  • [48] Modeling and characterization of on-chip inductance for high speed VLSI design
    Arora, ND
    Song, L
    NSTI NANOTECH 2004, VOL 2, TECHNICAL PROCEEDINGS, 2004, : 80 - 85
  • [49] Development of Microwave Kinetic Inductance Detectors for a THz On-Chip Spectrometer
    Brooks, E.
    Barry, P.
    Nie, R.
    Shirokoff, E.
    Filippini, J.
    Connors, J.
    Gradziel, M.
    Mercado, D.
    Spencer, L.
    Tramm, S.
    Trappe, N.
    Zemcov, M.
    JOURNAL OF LOW TEMPERATURE PHYSICS, 2024, 214 (3-4) : 230 - 237
  • [50] Development of Microwave Kinetic Inductance Detectors for a THz On-Chip Spectrometer
    E. Brooks
    P. Barry
    R. Nie
    E. Shirokoff
    J. Filippini
    J. Connors
    M. Gradziel
    D. Mercado
    L. Spencer
    S. Tramm
    N. Trappe
    M. Zemcov
    Journal of Low Temperature Physics, 2024, 214 : 230 - 237