共 50 条
- [32] Importance of on-chip inductance in designing RLC VLSI interconnects ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 177 - 180
- [33] A realizable driving point model for on-chip interconnect with inductance 37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 190 - 195
- [34] A precorrected-FIFT method for simulating on-chip inductance IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 221 - 227
- [35] Three-Dimensional On-chip Inductance and Resistance Extraction SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 218 - 223
- [36] Min/max on-chip inductance models and delay metrics 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 341 - 346
- [38] Layout techniques for minimizing on-chip interconnect self inductance 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 566 - 571
- [39] Bounding bus delay and noise effects of on-chip inductance SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2004, : 167 - 170
- [40] Grasping the impact of on-chip inductance - Understanding the effects of on-chip inductance in high-speed integrated circuits will be crucial to high-performance design IEEE CIRCUITS & DEVICES, 2001, 17 (04): : 14 - 21