Unified Inductance Calculations for On-Chip Planar Spirals

被引:1
|
作者
Xie, Shuangwen [1 ,2 ]
Fu, Jun [1 ,2 ]
机构
[1] Tsinghua Univ, Sch Integrated Circuits, Beijing, Peoples R China
[2] Tsinghua Univ, BNRist, Beijing, Peoples R China
关键词
on-chip planar inductors; inductance calculations; unified form; integrated circuit design;
D O I
10.1109/ICECS202256217.2022.9971015
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Four unified calculations with only coefficients dependent are proposed for the DC inductance of common on-chip spirals of square, hexagon, octagon and circle. The first two algorithms are based on the derivation of Neumann integral, which evaluate the inductance according to turns rather than discrete segments. The latter two expressions are obtained from a simple modification of published expressions by considering the metal thickness. An automatic script is employed to generate hundreds of thousands of inductor layouts for electromagnetic (EM) simulation. By comparison with the simulated predictions, the proposed calculations show typical errors within around 1-3%, which are competitive for the modeling, design and optimization of integrated inductors.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] Unified RLC model for on-chip interconnects
    Sim, SP
    Yang, CY
    NANOTECH 2003, VOL 2, 2003, : 356 - 359
  • [32] Importance of on-chip inductance in designing RLC VLSI interconnects
    Awwad, FR
    Lammoshi, T
    Nekili, M
    ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 177 - 180
  • [33] A realizable driving point model for on-chip interconnect with inductance
    Kashyap, CV
    Krauter, BL
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 190 - 195
  • [34] A precorrected-FIFT method for simulating on-chip inductance
    Hu, HT
    Blaauw, DT
    Zolotov, V
    Gala, K
    Zhao, M
    Panda, R
    Sapatnekar, SS
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 221 - 227
  • [35] Three-Dimensional On-chip Inductance and Resistance Extraction
    Nentchev, Alexandre
    Selberherr, Siegfried
    SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 218 - 223
  • [36] Min/max on-chip inductance models and delay metrics
    Lu, YC
    Celik, M
    Young, T
    Pileggi, LT
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 341 - 346
  • [37] Analysis of on-chip inductance effects for distributed RLC interconnects
    Banerjee, K
    Mehrotra, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (08) : 904 - 915
  • [38] Layout techniques for minimizing on-chip interconnect self inductance
    Massoud, Y
    Majors, S
    Bustami, T
    White, J
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 566 - 571
  • [39] Bounding bus delay and noise effects of on-chip inductance
    Linderman, M
    Harris, D
    Diaz, D
    SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2004, : 167 - 170
  • [40] Grasping the impact of on-chip inductance - Understanding the effects of on-chip inductance in high-speed integrated circuits will be crucial to high-performance design
    Massoud, Y
    Ismail, Y
    IEEE CIRCUITS & DEVICES, 2001, 17 (04): : 14 - 21